| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBuilder.h | 543 inline unsigned getUndefRegState(bool B) { in getUndefRegState() function 561 getUndefRegState(RegOp.isUndef()) | in getRegState()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineInstrBundle.cpp | 223 MIB.addReg(Reg, getKillRegState(isKill) | getUndefRegState(isUndef) | in finalizeBundle()
|
| H A D | SplitKit.cpp | 534 .addReg(ToReg, RegState::Define | getUndefRegState(FirstCopy) in buildSingleSubRegCopy()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIOptimizeExecMaskingPreRA.cpp | 205 .addReg(CCReg, getUndefRegState(CC->isUndef()), CC->getSubReg()); in optimizeVcndVcmpPair()
|
| H A D | AMDGPUInstructionSelector.cpp | 567 MIB.addReg(Src.getReg(), getUndefRegState(Src.isUndef())); in selectG_MERGE_VALUES()
|
| H A D | SIInstrInfo.cpp | 6199 unsigned VScalarOpUndef = getUndefRegState(ScalarOp->isUndef()); in emitLoadScalarOpsFromVGPRLoop()
|
| H A D | SIISelLowering.cpp | 4248 .addReg(Idx.getReg(), getUndefRegState(Idx.isUndef())); in emitLoadM0FromVGPRLoop()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMLoadStoreOptimizer.cpp | 1743 .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef)); in InsertLDR_STR() 1751 .addReg(Reg, getKillRegState(RegDeadKill) | getUndefRegState(RegUndef)) in InsertLDR_STR() 1752 .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef)); in InsertLDR_STR() 1822 getKillRegState(EvenDeadKill) | getUndefRegState(EvenUndef)) in FixInvalidRegPairOp() 1824 getKillRegState(OddDeadKill) | getUndefRegState(OddUndef)) in FixInvalidRegPairOp()
|
| H A D | ARMExpandPseudoInsts.cpp | 723 MIB.addReg(D0, getUndefRegState(SrcIsUndef)); in ExpandVST() 725 MIB.addReg(D1, getUndefRegState(SrcIsUndef)); in ExpandVST() 727 MIB.addReg(D2, getUndefRegState(SrcIsUndef)); in ExpandVST() 729 MIB.addReg(D3, getUndefRegState(SrcIsUndef)); in ExpandVST() 807 unsigned SrcFlags = (getUndefRegState(MO.isUndef()) | in ExpandLaneOp()
|
| H A D | ARMBaseInstrInfo.cpp | 5214 .addReg(DReg, getUndefRegState(!MI.readsRegister(DReg, TRI))) in setExecutionDomain() 5250 .addReg(DDst, getUndefRegState(!MI.readsRegister(DDst, TRI))) in setExecutionDomain() 5284 NewMIB.addReg(CurReg, getUndefRegState(CurUndef)); in setExecutionDomain() 5288 NewMIB.addReg(CurReg, getUndefRegState(CurUndef)) in setExecutionDomain() 5302 MIB.addReg(CurReg, getUndefRegState(CurUndef)); in setExecutionDomain() 5306 MIB.addReg(CurReg, getUndefRegState(CurUndef)) in setExecutionDomain()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 680 unsigned Flags1 = getUndefRegState(Cond[1].isUndef()); in insertBranch() 684 unsigned Flags2 = getUndefRegState(Cond[2].isUndef()); in insertBranch() 695 unsigned Flags = getUndefRegState(RO.isUndef()); in insertBranch() 719 unsigned Flags = getUndefRegState(RO.isUndef()); in insertBranch() 925 unsigned UndefLo = getUndefRegState(!LiveAtMI.contains(SrcLo)); in copyPhysReg() 926 unsigned UndefHi = getUndefRegState(!LiveAtMI.contains(SrcHi)); in copyPhysReg() 1143 unsigned UndefLo = getUndefRegState(!LiveIn.contains(SrcLo)); in expandPostRAPseudo() 1144 unsigned UndefHi = getUndefRegState(!LiveIn.contains(SrcHi)); in expandPostRAPseudo()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRExpandPseudoInsts.cpp | 1163 getKillRegState(DstIsKill) | getUndefRegState(DstIsUndef)) in expand() 1173 .addReg(DstReg, getUndefRegState(DstIsUndef)) in expand() 1177 .addReg(DstReg, getUndefRegState(DstIsUndef)) in expand() 1183 .addReg(DstReg, getUndefRegState(DstIsUndef)) in expand() 1188 .addReg(DstReg, getUndefRegState(DstIsUndef)) in expand()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 84 unsigned Reg128Undef = getUndefRegState(LowRegOp.isUndef()); in splitMove() 281 .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc)); in emitGRX32Move() 286 .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc)) in emitGRX32Move()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegStackify.cpp | 652 .addReg(DefReg, getUndefRegState(DefMO.isDead())); in moveAndTeeForMultiUse()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FrameLowering.cpp | 321 .addReg(Reg, getDefRegState(!isSub) | getUndefRegState(isSub)) in emitSPUpdate()
|
| H A D | X86InstrInfo.cpp | 6041 MIB.addReg(MIB.getReg(1), getUndefRegState(MIB->getOperand(1).isUndef())); in expandSHXDROT() 8364 getUndefRegState(ImpOp.isUndef())); in unfoldMemoryOperand()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 4941 .addReg(DestReg0, RegState::Define | getUndefRegState(IsUndef), SubIdx0) in loadRegPairFromStackSlot() 4942 .addReg(DestReg1, RegState::Define | getUndefRegState(IsUndef), SubIdx1) in loadRegPairFromStackSlot()
|