| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVCallLowering.cpp | 44 .constrainAllUses(MIRBuilder.getTII(), *STI.getRegisterInfo(), in lowerReturn() 490 return MIB.constrainAllUses(MIRBuilder.getTII(), *ST->getRegisterInfo(), in lowerCall()
|
| H A D | SPIRVGlobalRegistry.cpp | 1130 MIRBuilder.getTII().get(SPIRV::OpTypePointer)) in getOrCreateSPIRVPointerType()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 273 MI.setDesc(B.getTII().get(TargetOpcode::G_ZEXT)); in applyFoldMergeToZext() 301 MI.setDesc(B.getTII().get(TargetOpcode::G_ZEXT)); in applyMutateAnyExtToZExt()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonRDFOpt.cpp | 222 auto &HII = static_cast<const HexagonInstrInfo&>(DFG.getTII()); in rewrite()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 188 FromMI.setDesc(Builder.getTII().get(ToOpcode)); in replaceOpcodeWith() 652 MI.setDesc(Builder.getTII().get(LoadOpc)); in applyCombineExtendingLoads() 1874 MI.setDesc(MIB.getTII().get(TargetOpcode::G_SHL)); in applyCombineMulToShl() 2735 if (Builder.getTII().produceSameValue(*I1, *I2, &MRI)) { in matchEqualDefs() 3345 Def->setDesc(Builder.getTII().get(TargetOpcode::G_OR)); in applyNotCmp() 3348 Def->setDesc(Builder.getTII().get(TargetOpcode::G_AND)); in applyNotCmp() 3397 MI.setDesc(Builder.getTII().get(TargetOpcode::G_AND)); in applyXorOfAndWithSameReg() 3906 if (Builder.getTII().isExtendLikelyToBeFolded(*ExtMI, MRI)) in matchExtendThroughPhis() 4906 MI.setDesc(Builder.getTII().get(NewOpc)); in matchMulOBy2() 4975 MI.setDesc(B.getTII().get(NewOpcode)); in matchAddEToAddO() [all …]
|
| H A D | MachineIRBuilder.cpp | 40 return BuildMI(getMF(), {getDL(), getPCSections()}, getTII().get(Opcode)); in buildInstrNoInsert() 58 getTII().get(TargetOpcode::DBG_VALUE), in buildDirectDbgValue() 71 getTII().get(TargetOpcode::DBG_VALUE), in buildIndirectDbgValue()
|
| H A D | LegalizerHelper.cpp | 561 isLibCallInTailPosition(Result, *MI, MIRBuilder.getTII(), in createLibcall() 668 << MIRBuilder.getTII().getName(Opc) << "\n"); in createMemLibcall() 678 isLibCallInTailPosition(Info.OrigRet, MI, MIRBuilder.getTII(), MRI); in createMemLibcall() 819 << MIRBuilder.getTII().getName(Opc) << "\n"); in createAtomicLibcall() 2930 MI.setDesc(MIRBuilder.getTII().get(TargetOpcode::G_BUILD_VECTOR_TRUNC)); in widenScalar() 3606 MI.setDesc(MIRBuilder.getTII().get(NewOpcode)); in changeOpcode() 3651 const auto &TII = MIRBuilder.getTII(); in lower() 6048 const auto &TII = MIRBuilder.getTII(); in lowerBitCount() 8067 MI.setDesc(MIRBuilder.getTII().get(TargetOpcode::COPY)); in lowerVectorReduction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsLegalizerInfo.cpp | 477 .constrainAllUses(MIRBuilder.getTII(), *ST.getRegisterInfo(), in SelectMSA3OpIntrinsic()
|
| H A D | MipsCallLowering.cpp | 545 MIB.constrainAllUses(MIRBuilder.getTII(), *STI.getRegisterInfo(), in lowerCall()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | RDFGraph.h | 695 const TargetInstrInfo &getTII() const { return TII; } in getTII() function
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 2234 MI.setDesc(B.getTII().get(TargetOpcode::G_BITCAST)); in legalizeAddrSpaceCast() 4152 Register LiveIn = getFunctionLiveInPhysReg(B.getMF(), B.getTII(), SrcReg, in loadInputValue() 6173 MI.setDesc(B.getTII().get(NewOpcode)); in legalizeImageIntrinsic() 6539 MI.setDesc(B.getTII().get(Opc)); in legalizeSBufferLoad() 6591 BuildMI(BB, BB.end(), DL, B.getTII().get(AMDGPU::S_ENDPGM)) in legalizeTrapEndpgm() 6603 BuildMI(*TrapBB, TrapBB->end(), DL, B.getTII().get(AMDGPU::S_ENDPGM)) in legalizeTrapEndpgm() 6605 BuildMI(BB, &MI, DL, B.getTII().get(AMDGPU::S_CBRANCH_EXECNZ)) in legalizeTrapEndpgm() 7218 MI.setDesc(B.getTII().get(AMDGPU::G_AMDGPU_FMED3)); in legalizeIntrinsic()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 267 const TargetInstrInfo &getTII() { in getTII() function
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RDFGraph.cpp | 227 OS << Print(P.Obj.Id, P.G) << ": " << P.G.getTII().getName(Opc); in operator <<()
|