Home
last modified time | relevance | path

Searched refs:getSubRegs (Results 1 – 5 of 5) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.td43 class getSubRegs<int size> {
506 list<SubRegIndex> indices = getSubRegs<size>.ret,
536 getSubRegs<size>.ret>;
638 def VGPR_64 : SIRegisterTuples<getSubRegs<2>.ret, VGPR_32, 255, 1, 2, "v">;
641 def VGPR_96 : SIRegisterTuples<getSubRegs<3>.ret, VGPR_32, 255, 1, 3, "v">;
644 def VGPR_128 : SIRegisterTuples<getSubRegs<4>.ret, VGPR_32, 255, 1, 4, "v">;
647 def VGPR_160 : SIRegisterTuples<getSubRegs<5>.ret, VGPR_32, 255, 1, 5, "v">;
650 def VGPR_192 : SIRegisterTuples<getSubRegs<6>.ret, VGPR_32, 255, 1, 6, "v">;
653 def VGPR_224 : SIRegisterTuples<getSubRegs<7>.ret, VGPR_32, 255, 1, 7, "v">;
696 def AGPR_64 : SIRegisterTuples<getSubRegs<2>.ret, AGPR_32, 255, 1, 2, "a">;
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonGenMux.cpp127 void getSubRegs(unsigned Reg, BitVector &SRs) const;
146 void HexagonGenMux::getSubRegs(unsigned Reg, BitVector &SRs) const { in getSubRegs() function in HexagonGenMux
153 getSubRegs(Reg, Set); in expandReg()
/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DCodeGenRegisters.cpp1260 for (auto P : Reg.getSubRegs()) { in CodeGenRegBank()
1429 const CodeGenRegister::SubRegMap &SM = R.getSubRegs(); in computeComposites()
1481 const CodeGenRegister::SubRegMap &SRM1 = Reg1.getSubRegs(); in computeComposites()
1488 const CodeGenRegister::SubRegMap &SRM2 = Reg2->getSubRegs(); in computeComposites()
1810 const CodeGenRegister::SubRegMap &SRM = Reg->getSubRegs(); in normalizeWeight()
2150 const SubRegMap &SubRegs = Register.getSubRegs(); in computeRegUnitLaneMasks()
2155 if (!SubReg->getSubRegs().empty()) in computeRegUnitLaneMasks()
2279 const CodeGenRegister::SubRegMap &SRM = R->getSubRegs(); in inferSubClassWithSubReg()
2336 const CodeGenRegister *Sub = Super->getSubRegs().find(&SubIdx)->second; in inferMatchingSuperRegClass()
2510 const CodeGenRegister::SubRegMap &SRM = Super->getSubRegs(); in computeCoveredRegisters()
H A DCodeGenRegisters.h187 const SubRegMap &getSubRegs() const { in getSubRegs() function
H A DRegisterInfoEmitter.cpp1884 for (std::pair<CodeGenSubRegIndex*,CodeGenRegister*> P : R.getSubRegs()) { in debugDump()