Home
last modified time | relevance | path

Searched refs:getStoreSize (Results 1 – 25 of 46) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DValueTypes.h373 TypeSize getStoreSize() const { in getStoreSize() function
381 return getScalarType().getStoreSize().getFixedValue(); in getScalarStoreSize()
391 return getStoreSize() * 8; in getStoreSizeInBits()
H A DMachineValueType.h352 TypeSize getStoreSize() const { in getStoreSize() function
360 return getScalarType().getStoreSize().getFixedValue(); in getScalarStoreSize()
370 return getStoreSize() * 8; in getStoreSizeInBits()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrFragmentsSIMD.td870 return St->getAlign() >= St->getMemoryVT().getStoreSize();
876 return Ld->getAlign() >= Ld->getMemoryVT().getStoreSize();
944 Ld->getAlign() >= Ld->getMemoryVT().getStoreSize();
982 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 2;
987 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 4;
992 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 8;
997 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 8;
1002 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 1;
1007 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 2;
1012 return cast<MemIntrinsicSDNode>(N)->getMemoryVT().getStoreSize() == 4;
[all …]
H A DX86InstrFragments.td517 return Ld->getAlign() >= Ld->getMemoryVT().getStoreSize();
522 Ld->getAlign() >= Ld->getMemoryVT().getStoreSize();
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVTargetTransformInfo.h205 if (!ST->hasFastUnalignedAccess() && Alignment < ElemType.getStoreSize()) in isLegalMaskedLoadStore()
230 if (!ST->hasFastUnalignedAccess() && Alignment < ElemType.getStoreSize()) in isLegalMaskedGatherScatter()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.h43 return ArgVT.isVector() && ArgVT.getStoreSize() <= 8; in IsShortVectorType()
H A DSystemZISelLowering.cpp1944 assert((PartOffset + PartValue.getValueType().getStoreSize() <= in LowerCall()
5082 unsigned BytesPerElement = VT.getVectorElementType().getStoreSize(); in getVPermMask()
5307 unsigned BytesPerElement = VT.getVectorElementType().getStoreSize(); in addUndef()
5319 unsigned BytesPerElement = VT.getVectorElementType().getStoreSize(); in add()
6580 unsigned TruncBytes = TruncVT.getStoreSize(); in combineTruncateExtract()
6593 VecVT.getStoreSize() / TruncBytes); in combineTruncateExtract()
6717 unsigned ElemBytes = VT.getVectorElementType().getStoreSize(); in combineMERGE()
6868 if (CurrMemVT.isRound() && CurrMemVT.getStoreSize() <= 16) in isOnlyUsedByStores()
7002 isInt<16>(C->getSExtValue()) || MemVT.getStoreSize() <= 2) in combineSTORE()
7042 FindReplicatedImm(C, SplatVal.getValueType().getStoreSize()); in combineSTORE()
[all …]
H A DSystemZISelDAGToDAG.cpp1470 uint64_t Size = Load->getMemoryVT().getStoreSize(); in canUseBlockOperation()
1486 uint64_t Size = Load->getMemoryVT().getStoreSize(); in storeLoadCanUseMVC()
1511 TypeSize StoreSize = MemAccess->getMemoryVT().getStoreSize(); in storeLoadIsAligned()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelDAGToDAG.cpp303 cast<MemSDNode>(Node)->getMemoryVT().getStoreSize()) && in Select()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCTargetTransformInfo.cpp799 unsigned SrcBytes = LT.second.getStoreSize(); in getMemoryOpCost()
811 *Alignment >= LT.second.getScalarType().getStoreSize()) in getMemoryOpCost()
H A DPPCISelLowering.cpp3990 unsigned ArgSize = ArgVT.getStoreSize(); in CalculateStackSlotSize()
4034 Alignment = Align(OrigVT.getStoreSize()); in CalculateStackSlotAlignment()
4036 Alignment = Align(ArgVT.getStoreSize()); in CalculateStackSlotAlignment()
4449 unsigned ObjSize = ObjectVT.getStoreSize(); in LowerFormalArguments_64SVR4()
6813 const unsigned StoreSize = LocVT.getStoreSize(); in CC_AIX()
7109 const unsigned LocSize = LocVT.getStoreSize(); in LowerFormalArguments_AIX()
7612 if (Arg.getValueType().getStoreSize() == LocVT.getStoreSize()) in LowerCall_AIX()
17051 Info.offset = -VT.getStoreSize()+1; in getTgtMemIntrinsic()
17052 Info.size = 2*VT.getStoreSize()-1; in getTgtMemIntrinsic()
17091 Info.offset = -VT.getStoreSize()+1; in getTgtMemIntrinsic()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp540 unsigned ObjSize = VA.getLocVT().getStoreSize(); in LowerCallArguments()
680 unsigned ObjSize = VA.getLocVT().getStoreSize(); in LowerReturn()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/
H A DVECustomDAG.cpp310 .getStoreSize(); in getLoadStoreStride()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp1269 unsigned TotalBytes = VT.getStoreSize(); in analyzeArguments()
1274 TotalBytes += Args[j].VT.getStoreSize(); in analyzeArguments()
1311 RegIdx -= VT.getStoreSize(); in analyzeArguments()
1324 TotalBytes += Arg.VT.getStoreSize(); in getTotalArgumentsSizeInBytes()
1379 RegIdx -= VT.getStoreSize(); in analyzeReturnValues()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp1141 if (Alignment < MemVT.getStoreSize() && in LowerSTORE()
1268 assert(Load->getAlign() >= MemVT.getStoreSize()); in lowerPrivateExtLoad()
1510 Align Alignment = commonAlignment(Align(VT.getStoreSize()), PartOffset); in LowerFormalArguments()
H A DAMDGPUISelLowering.cpp1217 PartOffset += MemVT.getStoreSize(); in analyzeFormalArgumentsCompute()
1754 unsigned Size = LoMemVT.getStoreSize(); in SplitVectorLoad()
1764 HiPtr, SrcValue.getWithOffset(LoMemVT.getStoreSize()), in SplitVectorLoad()
1844 SDValue HiPtr = DAG.getObjectPtrOffset(SL, BasePtr, LoMemVT.getStoreSize()); in SplitVectorStore()
1848 unsigned Size = LoMemVT.getStoreSize(); in SplitVectorStore()
3733 unsigned Size = VT.getStoreSize(); in shouldCombineMemoryType()
3759 unsigned Size = VT.getStoreSize(); in performLoadCombine()
3809 unsigned Size = VT.getStoreSize(); in performStoreCombine()
5279 int FI = getOrCreateFixedStackObject(MFI, VT.getStoreSize(), Offset); in loadStackInputValue()
H A DSIISelLowering.cpp1988 if (MemVT.getStoreSize() < 4 && Alignment < 4) { in lowerKernargMemParameter()
2035 unsigned ArgSize = VA.getValVT().getStoreSize(); in lowerStackParameter()
2467 if (ArgLoc.getLocVT().getStoreSize() < 4 && Alignment < 4) { in allocatePreloadKernArgSGPRs()
2882 if (MemVT.getStoreSize() < 4 && Alignment < 4) { in LowerFormalArguments()
3325 CCInfo.AllocateStack(ArgVT.getStoreSize(), Align(4)); in passSpecialInputs()
3716 Flags.getByValSize() : VA.getValVT().getStoreSize(); in LowerCall()
5958 VT.getStoreSize(), Alignment); in ReplaceNodeResults()
7841 VT.getStoreSize(), Alignment); in lowerSBuffer()
7864 MF.getMachineMemOperand(MMO, 0, WidenedVT.getStoreSize())); in lowerSBuffer()
10116 Alignment.value() < MemVT.getStoreSize() && MemVT.getSizeInBits() > 32) { in LowerLOAD()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeTypesGeneric.cpp165 SDValue StackPtr = DAG.CreateStackTemporary(InVT.getStoreSize(), Align); in ExpandRes_BITCAST()
H A DLegalizeTypes.cpp907 DAG.CreateStackTemporary(Op.getValueType().getStoreSize(), Align); in CreateStackStoreLoad()
H A DLegalizeVectorTypes.cpp1491 DAG.CreateStackTemporary(VecVT.getStoreSize(), SmallestAlign); in SplitVecRes_INSERT_SUBVECTOR()
1809 DAG.CreateStackTemporary(VecVT.getStoreSize(), SmallestAlign); in SplitVecRes_INSERT_VECTOR_ELT()
1988 LoMemVT.getStoreSize().getFixedValue()); in SplitVecRes_VP_LOAD()
2152 LoMemVT.getStoreSize().getFixedValue()); in SplitVecRes_MLOAD()
2878 SDValue StackPtr = DAG.CreateStackTemporary(MemVT.getStoreSize(), Alignment); in SplitVecRes_VP_REVERSE()
3336 DAG.CreateStackTemporary(VecVT.getStoreSize(), SmallestAlign); in SplitVecOp_EXTRACT_SUBVECTOR()
3392 DAG.CreateStackTemporary(VecVT.getStoreSize(), SmallestAlign); in SplitVecOp_EXTRACT_VECTOR_ELT()
3499 LoMemVT.getStoreSize().getFixedValue()); in SplitVecOp_VP_STORE()
3649 LoMemVT.getStoreSize().getFixedValue()); in SplitVecOp_MSTORE()
H A DStatepointLowering.cpp113 unsigned SpillSize = ValueType.getStoreSize(); in allocateStackSlot()
H A DSelectionDAG.cpp2466 return CreateStackTemporary(VT.getStoreSize(), StackAlign); in CreateStackTemporary()
2470 TypeSize VT1Size = VT1.getStoreSize(); in CreateStackTemporary()
2471 TypeSize VT2Size = VT2.getStoreSize(); in CreateStackTemporary()
8331 Size = MemVT.getStoreSize(); in getMemIntrinsicNode()
8493 uint64_t Size = MemoryLocation::getSizeOrUnknown(MemVT.getStoreSize()); in getLoad()
8615 MemoryLocation::getSizeOrUnknown(Val.getValueType().getStoreSize()); in getStore()
8668 PtrInfo, MMOFlags, MemoryLocation::getSizeOrUnknown(SVT.getStoreSize()), in getTruncStore()
8763 uint64_t Size = MemoryLocation::getSizeOrUnknown(MemVT.getStoreSize()); in getLoadVP()
8916 PtrInfo, MMOFlags, MemoryLocation::getSizeOrUnknown(SVT.getStoreSize()), in getTruncStoreVP()
11768 assert(memvt.getStoreSize().getKnownMinValue() <= MMO->getSize() && in MemSDNode()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp1251 uint64_t SlotSize = PtrVT.getStoreSize(); in getReturnAddressFrameIndex()
1275 DAG.getConstant(PtrVT.getStoreSize(), dl, MVT::i16); in LowerRETURNADDR()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.cpp1632 return N->getAlign().value() >= N->getMemoryVT().getStoreSize(); in isAlignedMemNode()
1637 switch (N->getMemoryVT().getStoreSize()) { in isSmallStackStore()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td1399 return St->getAlign() >= St->getMemoryVT().getStoreSize();
1405 return St->getAlignment() < St->getMemoryVT().getStoreSize();
1417 return Ld->getAlign() >= Ld->getMemoryVT().getStoreSize();

12