Home
last modified time | relevance | path

Searched refs:getStage (Results 1 – 10 of 10) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DModuloSchedule.cpp76 int DefStage = Schedule.getStage(MI); in expand()
83 int UseStage = Schedule.getStage(UseMI); in expand()
135 unsigned StageNum = Schedule.getStage(CI); in generatePipelinedLoop()
1201 int DefStage = Schedule.getStage(&Phi); in isLoopCarried()
1210 int LoopStage = Schedule.getStage(Use); in isLoopCarried()
1366 int ConsumerStage = S.getStage(&MI); in remapUse()
1612 int Stage = getStage(MI); in filterInstructions()
1645 if (getStage(&MI) != Stage) { in moveStageBetweenBlocks()
1660 if (getStage(&MI) != Stage) in moveStageBetweenBlocks()
1674 if (getStage(Def) == Stage) { in moveStageBetweenBlocks()
[all …]
H A DRegAllocGreedy.h84 LiveRangeStage getStage(Register Reg) const { return Info[Reg].Stage; } in getStage() function
86 LiveRangeStage getStage(const LiveInterval &VirtReg) const { in getStage() function
87 return getStage(VirtReg.reg()); in getStage()
103 return getStage(Reg); in getOrInitStage()
H A DRegAllocEvictionAdvisor.cpp151 bool CanSplit = RA.getExtraInfo().getStage(B) < RS_Spill; in shouldEvict()
223 if (RA.getExtraInfo().getStage(*Intf) == RS_Done) in canEvictInterferenceBasedOnCost()
H A DRegAllocGreedy.cpp309 LiveRangeStage Stage = RA.getExtraInfo().getStage(LI); in getPriority()
1244 if (ExtraInfo->getStage(VirtReg) >= RS_Split2) in trySplitAroundHintReg()
1647 bool ProgressRequired = ExtraInfo->getStage(VirtReg) >= RS_Split2; in tryLocalSplit()
1804 if (ExtraInfo->getStage(VirtReg) >= RS_Spill) in trySplit()
1826 if (ExtraInfo->getStage(VirtReg) < RS_Split2) { in trySplit()
1897 if (((ExtraInfo->getStage(*Intf) == RS_Done && in mayRecolorAllInterferences()
1970 assert((ExtraInfo->getStage(VirtReg) >= RS_Done || !VirtReg.isSpillable()) && in tryLastChanceRecoloring()
2179 if (ExtraInfo->getStage(VirtReg) == RS_Spill && VirtReg.isSpillable()) { in tryAssignCSRFirstTime()
2191 if (ExtraInfo->getStage(VirtReg) < RS_Split) { in tryAssignCSRFirstTime()
2439 LiveRangeStage Stage = ExtraInfo->getStage(VirtReg); in selectOrSplitImpl()
[all …]
H A DMLRegAllocEvictAdvisor.cpp636 if (RA.getExtraInfo().getStage(*Intf) == RS_Done) in loadInterferenceFeatures()
870 MaxStage, static_cast<int64_t>(RA.getExtraInfo().getStage(LI))); in extractFeatures()
872 MinStage, static_cast<int64_t>(RA.getExtraInfo().getStage(LI))); in extractFeatures()
H A DMLRegAllocPriorityAdvisor.cpp297 LiveRangeStage Stage = RA.getExtraInfo().getStage(LI); in getPriorityImpl()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DModuloSchedule.h135 int getStage(MachineInstr *MI) { in getStage() function
361 unsigned getStage(MachineInstr *MI) { in getStage() function
364 return Schedule.getStage(MI); in getStage()
/freebsd-14.2/contrib/llvm-project/llvm/lib/DWARFLinker/Parallel/
H A DDWARFLinkerImpl.cpp542 CU->getStage() == CompileUnit::Stage::LivenessAnalysisDone) in link()
600 if (CU.getStage() >= DoUntilStage) in linkSingleCompileUnit()
603 switch (CU.getStage()) { in linkSingleCompileUnit()
1060 if (ModuleUnit.Unit->getStage() != CompileUnit::Stage::Skipped) in forEachObjectSectionsSet()
1070 if (CU->getStage() != CompileUnit::Stage::Skipped) in forEachObjectSectionsSet()
1083 if (ModuleUnit.Unit->getStage() != CompileUnit::Stage::Skipped) in forEachCompileAndTypeUnit()
1089 if (CU->getStage() != CompileUnit::Stage::Skipped) in forEachCompileAndTypeUnit()
1098 if (ModuleUnit.Unit->getStage() != CompileUnit::Stage::Skipped) in forEachCompileUnit()
1104 if (CU->getStage() != CompileUnit::Stage::Skipped) in forEachCompileUnit()
H A DDWARFLinkerCompileUnit.cpp77 if (getStage() < Stage::Loaded) in maybeResetToLoadedStage()
94 if (getStage() < Stage::Cloned) { in maybeResetToLoadedStage()
402 enum Stage ReferredCUStage = RefCU->getStage(); in resolveDIEReference()
H A DDWARFLinkerCompileUnit.h98 Stage getStage() const { return Stage; } in getStage() function