| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 485 DAG.getShiftAmountConstant(ShiftAmt, NOutVT, dl)); in PromoteIntRes_BITCAST() 537 SDValue ShAmt = DAG.getShiftAmountConstant(DiffBits, NVT, dl); in PromoteIntRes_BSWAP() 565 SDValue ShAmt = DAG.getShiftAmountConstant(DiffBits, NVT, dl); in PromoteIntRes_BITREVERSE() 1000 DAG.getShiftAmountConstant(SHLAmount, PromotedType, dl); in PromoteIntRes_ADDSUBSHLSAT() 1051 DAG.getShiftAmountConstant(DiffSize, PromotedType, dl)); in PromoteIntRes_MULFIX() 1152 DAG.getShiftAmountConstant(Diff, PromotedType, dl)); in PromoteIntRes_DIVFIX() 2162 SDValue ShAmt = DAG.getShiftAmountConstant(Diff, VT, dl); in PromoteIntOp_VP_SIGN_EXTEND() 3625 DAG.getShiftAmountConstant(NVT.getSizeInBits() - 1, NVT, dl)); in ExpandIntRes_ABS() 3708 DAG.getShiftAmountConstant(NBitWidth - 1, NVT, dl)); in ExpandIntRes_GET_ROUNDING() 4025 SDValue Shift = DAG.getShiftAmountConstant(HalfBits, NVT, dl); in ExpandIntRes_MUL() [all …]
|
| H A D | TargetLowering.cpp | 1766 TLO.DAG.getShiftAmountConstant(ShAmt, InnerVT, dl)); in SimplifyDemandedBits() 1852 SDValue NewShiftAmt = TLO.DAG.getShiftAmountConstant( in SimplifyDemandedBits() 1954 SDValue NewShiftAmt = TLO.DAG.getShiftAmountConstant( in SimplifyDemandedBits() 6259 DAG.getShiftAmountConstant(EltBits, MulVT, dl)); in BuildSDIV() 6281 DAG.getShiftAmountConstant(EltBits, WideVT, dl)); in BuildSDIV() 6445 DAG.getShiftAmountConstant(EltBits, MulVT, dl)); in BuildUDIV() 6467 DAG.getShiftAmountConstant(EltBits, WideVT, dl)); in BuildUDIV() 7483 SDValue Shift = DAG.getShiftAmountConstant(ShiftAmount, VT, dl); in expandMUL_LOHI() 7687 DAG.getShiftAmountConstant(TrailingZeros, HiLoVT, dl)), in expandDIVREMByConstant() 7689 DAG.getShiftAmountConstant(HBitWidth - TrailingZeros, in expandDIVREMByConstant() [all …]
|
| H A D | LegalizeDAG.cpp | 2488 DAG.getShiftAmountConstant(Precision - 1, ExpVT, dl); in expandLdexp() 2587 DAG.getShiftAmountConstant(Precision - 1, AsIntVT, dl); in expandFrexp()
|
| H A D | LegalizeFloatTypes.cpp | 595 DAG.getShiftAmountConstant(16, NVT, DL)); in SoftenFloatRes_BF16_TO_FP()
|
| H A D | DAGCombiner.cpp | 8084 DAG.getShiftAmountConstant(1, ShiftedVT, DL)); in extractShiftForRotate() 9269 DAG.getShiftAmountConstant(ZeroExtendedBytes * 8, VT, in MatchLoadCombine() 11412 DAG.getShiftAmountConstant(C1Val.exactLogBase2(), VT, DL); in foldSelectOfConstants() 20759 DAG.getShiftAmountConstant(LoadWidth / 2, JointMemOpVT, LoadDL); in tryStoreMergeOfLoads()
|
| H A D | SelectionDAGBuilder.cpp | 595 DAG.getShiftAmountConstant(RoundBits, ValueVT, DL)); in getCopyToParts()
|
| H A D | SelectionDAG.cpp | 1731 SDValue SelectionDAG::getShiftAmountConstant(uint64_t Val, EVT VT, in getShiftAmountConstant() function in SelectionDAG
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 669 SDValue getShiftAmountConstant(uint64_t Val, EVT VT, const SDLoc &DL,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 3377 DAG.getShiftAmountConstant(10, MVT::i32, SL)); in passSpecialInputs() 3386 DAG.getShiftAmountConstant(20, MVT::i32, SL)); in passSpecialInputs() 9756 DAG.getShiftAmountConstant(16, MVT::i32, DL)); in LowerINTRINSIC_VOID() 9917 DAG.getShiftAmountConstant(16, MVT::i32, Loc)); in lowerPointerAsRsrcIntrin()
|
| H A D | AMDGPUISelLowering.cpp | 5324 DAG.getShiftAmountConstant(Shift, VT, SL)); in loadInputValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 26818 DAG.getShiftAmountConstant(Imm, VT, DL)); in LowerINTRINSIC_W_CHAIN() 29693 DAG.getShiftAmountConstant(ShXAmt, VT, DL)); in LowerFunnelShift() 29695 DAG.getShiftAmountConstant(ShYAmt, VT, DL)); in LowerFunnelShift() 29912 DAG.getShiftAmountConstant(ShlAmt, VT, DL)); in LowerRotate() 29914 DAG.getShiftAmountConstant(SrlAmt, VT, DL)); in LowerRotate() 43720 DAG.getShiftAmountConstant(Offset, SclVT, dl)); in combineExtractWithShuffle()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 6313 DAG.getShiftAmountConstant(16, Op.getOperand(0).getValueType(), DL)); in LowerOperation()
|