Home
last modified time | relevance | path

Searched refs:getSchedClass (Results 1 – 25 of 33) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetSchedule.cpp98 int UOps = InstrItins.getNumMicroOps(MI->getDesc().getSchedClass()); in getNumMicroOps()
123 unsigned SchedClass = MI->getDesc().getSchedClass(); in resolveSchedClass()
190 unsigned DefClass = DefMI->getDesc().getSchedClass(); in computeOperandLatency()
246 unsigned SCIdx = TII->get(Opcode).getSchedClass(); in computeInstrLatency()
311 unsigned SchedClass = MI->getDesc().getSchedClass(); in computeReciprocalThroughput()
324 unsigned SchedClass = TII->get(Opcode).getSchedClass(); in computeReciprocalThroughput()
H A DDFAPacketizer.cpp56 unsigned Action = ItinActions[MID->getSchedClass()]; in canReserveResources()
57 if (MID->getSchedClass() == 0 || Action == 0) in canReserveResources()
65 unsigned Action = ItinActions[MID->getSchedClass()]; in reserveResources()
66 if (MID->getSchedClass() == 0 || Action == 0) in reserveResources()
H A DScoreboardHazardRecognizer.cpp127 unsigned idx = MCID->getSchedClass(); in getHazardType()
186 unsigned idx = MCID->getSchedClass(); in EmitInstruction()
H A DTargetInstrInfo.cpp1391 unsigned DefClass = get(DefNode->getMachineOpcode()).getSchedClass(); in getOperandLatency()
1394 unsigned UseClass = get(UseNode->getMachineOpcode()).getSchedClass(); in getOperandLatency()
1406 return ItinData->getStageLatency(get(N->getMachineOpcode()).getSchedClass()); in getInstrLatency()
1418 unsigned Class = MI.getDesc().getSchedClass(); in getNumMicroOps()
1452 return ItinData->getStageLatency(MI.getDesc().getSchedClass()); in getInstrLatency()
1462 unsigned DefClass = DefMI.getDesc().getSchedClass(); in hasLowDefLatency()
1586 unsigned DefClass = DefMI.getDesc().getSchedClass(); in getOperandLatency()
1587 unsigned UseClass = UseMI.getDesc().getSchedClass(); in getOperandLatency()
H A DMachineScheduler.cpp979 const MCSchedClassDesc *SC = getSchedClass(SU); in dumpScheduleTraceTopDown()
1010 const MCSchedClassDesc *SC = getSchedClass(SU); in dumpScheduleTraceTopDown()
1061 const MCSchedClassDesc *SC = getSchedClass(SU); in dumpScheduleTraceBottomUp()
1092 const MCSchedClassDesc *SC = getSchedClass(SU); in dumpScheduleTraceBottomUp()
2247 const MCSchedClassDesc *SC = DAG->getSchedClass(&SU); in init()
2438 const MCSchedClassDesc *SC = DAG->getSchedClass(SU); in checkHazard()
2651 const MCSchedClassDesc *SC = DAG->getSchedClass(SU); in bumpNode()
2937 const MCSchedClassDesc *SC = DAG->getSchedClass(SU); in initResourceDelta()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.cpp47 const MCSchedClassDesc *SC = getSchedClass(SU); in getNumDecoderSlots()
93 const MCSchedClassDesc *SC = getSchedClass(SU); in fitsIntoCurrentGroup()
171 const MCSchedClassDesc *SC = getSchedClass(SU); in dumpSU()
272 const MCSchedClassDesc *SC = getSchedClass(SU); in EmitInstruction()
341 const MCSchedClassDesc *SC = getSchedClass(SU); in groupingCost()
390 const MCSchedClassDesc *SC = getSchedClass(SU); in resourcesCost()
H A DSystemZHazardRecognizer.h121 const MCSchedClassDesc *getSchedClass(SUnit *SU) const { in getSchedClass() function
H A DSystemZMachineScheduler.cpp254 const MCSchedClassDesc *SC = HazardRec->getSchedClass(SU); in releaseTopNode()
/freebsd-14.2/contrib/llvm-project/llvm/lib/MC/
H A DMCSchedule.cpp72 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); in computeInstrLatency()
115 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); in getReciprocalThroughput()
/freebsd-14.2/contrib/llvm-project/llvm/lib/MCA/
H A DCustomBehaviour.cpp58 return MCII.get(MCI.getOpcode()).getSchedClass(); in getSchedClassID()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/MCA/
H A DRISCVCustomBehaviour.cpp244 unsigned SchedClassID = MCII.get(Opcode).getSchedClass(); in getSchedClassID()
301 return MCII.get(RVV->Pseudo).getSchedClass(); in getSchedClassID()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCHazardRecognizers.cpp66 if (!PredMCID || PredMCID->getSchedClass() != PPC::Sched::IIC_SprMTSPR) in isBCTRAfterSet()
90 unsigned IIC = MCID->getSchedClass(); in mustComeFirst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/MC/MCDisassembler/
H A DDisassembler.cpp181 unsigned SCClass = Desc.getSchedClass(); in getItineraryLatency()
209 unsigned SCClass = Desc.getSchedClass(); in getLatency()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp86 unsigned SCIdx = TII->get(AArch64::STPDi).getSchedClass(); in shouldAddSTPToBlock()
H A DAArch64SIMDInstrOpt.cpp229 unsigned SCIdx = InstDesc->getSchedClass(); in shouldReplaceInst()
244 IDesc->getSchedClass()); in shouldReplaceInst()
/freebsd-14.2/contrib/llvm-project/llvm/tools/llvm-mca/Views/
H A DInstructionInfoView.cpp125 ? MCDesc.getSchedClass() in collectData()
/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DSubtargetEmitter.cpp645 ", // " << j << " " << SchedModels.getSchedClass(j).Name << "\n"; in EmitItineraries()
1405 assert(SchedModels.getSchedClass(0).Name == "NoInstrModel" in EmitSchedClassTables()
1413 const CodeGenSchedClass &SchedClass = SchedModels.getSchedClass(SCIdx); in EmitSchedClassTables()
1679 const CodeGenSchedClass &SC = SchedModels.getSchedClass(VC); in emitSchedModelHelpersImpl()
1721 emitPredicates(T, SchedModels.getSchedClass(T.ToClassIdx), PE, OS); in emitSchedModelHelpersImpl()
1724 emitPredicates(*FinalT, SchedModels.getSchedClass(FinalT->ToClassIdx), in emitSchedModelHelpersImpl()
H A DCodeGenSchedule.h543 CodeGenSchedClass &getSchedClass(unsigned Idx) { in getSchedClass() function
547 const CodeGenSchedClass &getSchedClass(unsigned Idx) const { in getSchedClass() function
H A DCodeGenSchedule.cpp934 CodeGenSchedClass &SC = getSchedClass(SCIdx); in collectSchedClasses()
1687 << SchedModels.getSchedClass(SCTrans.ToClassIdx).Name << "(" in dumpTransition()
1712 const CodeGenSchedClass &FromSC = SchedModels.getSchedClass(FromClassIdx); in inferFromTransitions()
1727 SchedModels.getSchedClass(FromClassIdx) in inferFromTransitions()
2022 const CodeGenSchedClass &SC = getSchedClass(SCIdx); in checkCompleteness()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FixupInstTuning.cpp90 *ST, *(SM->getSchedClassDesc(TII->get(Opcode).getSchedClass()))); in processInstruction()
96 *ST, *(SM->getSchedClassDesc(TII->get(Opcode).getSchedClass()))); in processInstruction()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCInstrDesc.h600 unsigned getSchedClass() const { return SchedClass; } in getSchedClass() function
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DScheduleDAGInstrs.h267 const MCSchedClassDesc *getSchedClass(SUnit *SU) const { in getSchedClass() function
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.cpp435 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getCVIResources()
454 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getUnits()
465 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getOtherReservedSlots()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/MCA/
H A DInstruction.h362 unsigned getSchedClass() const { return RD->SchedClassID; } in getSchedClass() function
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonInstrInfo.cpp2666 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC1()
2671 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC2()
2676 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC2Early()
2681 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC4x()
4287 return ItinData->getStageLatency(MI.getDesc().getSchedClass()); in getInstrTimingClassLatency()
4593 const InstrStage &IS = *II.beginStage(MI.getDesc().getSchedClass()); in getUnits()
4660 << " Class: " << NewMI->getDesc().getSchedClass()); in genAllInsnTimingClasses()

12