Home
last modified time | relevance | path

Searched refs:getExtensionType (Results 1 – 25 of 47) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAGNodes.h2398 ISD::LoadExtType getExtensionType() const {
2533 ISD::LoadExtType getExtensionType() const {
2562 ISD::LoadExtType getExtensionType() const {
2705 ISD::LoadExtType getExtensionType() const {
2894 ISD::LoadExtType getExtensionType() const {
3103 return Ld && Ld->getExtensionType() == ISD::NON_EXTLOAD &&
3110 return Ld && Ld->getExtensionType() == ISD::NON_EXTLOAD;
3116 return Ld && Ld->getExtensionType() == ISD::EXTLOAD;
3122 return Ld && Ld->getExtensionType() == ISD::SEXTLOAD;
3128 return Ld && Ld->getExtensionType() == ISD::ZEXTLOAD;
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td881 // cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;
883 // cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;
1804 return MGN->getExtensionType() == ISD::EXTLOAD &&
1811 return MGN->getExtensionType() == ISD::EXTLOAD &&
1818 return MGN->getExtensionType() == ISD::EXTLOAD &&
1827 return MGN->getExtensionType() == ISD::SEXTLOAD &&
1834 return MGN->getExtensionType() == ISD::SEXTLOAD &&
1841 return MGN->getExtensionType() == ISD::SEXTLOAD &&
1850 return MGN->getExtensionType() == ISD::ZEXTLOAD &&
1857 return MGN->getExtensionType() == ISD::ZEXTLOAD &&
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Support/
H A DRISCVISAInfo.cpp329 static StringRef getExtensionType(StringRef Ext) { in getExtensionType() function
890 StringRef Type = getExtensionType(Ext); in parseArchString()
938 StringRef Desc = getExtensionTypeDesc(getExtensionType(Ext)); in parseArchString()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelDAGToDAG.cpp138 if ((LD->getExtensionType() != ISD::NON_EXTLOAD) || in selectIndexedLoad()
181 if (LD->getExtensionType() != ISD::NON_EXTLOAD || in selectIndexedProgMemLoad()
H A DAVRISelLowering.cpp1098 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPreIndexedAddressParts()
1153 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPostIndexedAddressParts()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp733 switch (LD->getExtensionType()) { in print_details()
765 switch (MLd->getExtensionType()) { in print_details()
802 switch (MGather->getExtensionType()) { in print_details()
H A DLegalizeVectorTypes.cpp408 ISD::UNINDEXED, N->getExtensionType(), in ScalarizeVecRes_LOAD()
1890 ISD::LoadExtType ExtType = LD->getExtensionType(); in SplitVecRes_LOAD()
1936 ISD::LoadExtType ExtType = LD->getExtensionType(); in SplitVecRes_VP_LOAD()
2043 SLD->getAddressingMode(), SLD->getExtensionType(), LoVT, DL, in SplitVecRes_VP_STRIDED_LOAD()
2104 ISD::LoadExtType ExtType = MLD->getExtensionType(); in SplitVecRes_MLOAD()
2229 ISD::LoadExtType ExtType = MGT->getExtensionType(); in SplitVecRes_Gather()
5341 ISD::LoadExtType ExtType = LD->getExtensionType(); in WidenVecRes_LOAD()
5417 ISD::LoadExtType ExtType = N->getExtensionType(); in WidenVecRes_VP_LOAD()
5473 ISD::LoadExtType ExtType = N->getExtensionType(); in WidenVecRes_MLOAD()
5522 N->getIndexType(), N->getExtensionType()); in WidenVecRes_MGATHER()
[all …]
H A DDAGCombiner.cpp7152 switch (Load->getExtensionType()) { in visitAND()
7167 if (Load->getExtensionType() == ISD::EXTLOAD) { in visitAND()
8798 return L->getExtensionType() == ISD::ZEXTLOAD in calculateByteProvider()
14225 if ((LN->getExtensionType() == ISD::SEXTLOAD || in reduceLoadWidth()
14226 LN->getExtensionType() == ISD::ZEXTLOAD) && in reduceLoadWidth()
14227 LN->getExtensionType() != ExtType) in reduceLoadWidth()
14282 if (LN->getExtensionType() == ISD::SEXTLOAD) in reduceLoadWidth()
18526 switch (LD->getExtensionType()) { in extendLoadedValueToExtension()
26916 (LLD->getExtensionType() != RLD->getExtensionType() && in SimplifySelectOps()
26918 LLD->getExtensionType() != ISD::EXTLOAD && in SimplifySelectOps()
[all …]
H A DLegalizeFloatTypes.cpp790 if (L->getExtensionType() == ISD::NON_EXTLOAD) { in SoftenFloatRes_LOAD()
791 NewL = DAG.getLoad(L->getAddressingMode(), L->getExtensionType(), NVT, dl, in SoftenFloatRes_LOAD()
1750 Hi = DAG.getExtLoad(LD->getExtensionType(), dl, NVT, Chain, Ptr, in ExpandFloatRes_LOAD()
2680 L->getAddressingMode(), L->getExtensionType(), IVT, SDLoc(N), in PromoteFloatRes_LOAD()
3018 assert(L->getExtensionType() == ISD::NON_EXTLOAD && "Unexpected extension!"); in SoftPromoteHalfRes_LOAD()
3020 DAG.getLoad(L->getAddressingMode(), L->getExtensionType(), MVT::i16, in SoftPromoteHalfRes_LOAD()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrFragments.td482 ISD::LoadExtType ExtType = LD->getExtensionType();
491 ISD::LoadExtType ExtType = LD->getExtensionType();
501 ISD::LoadExtType ExtType = LD->getExtensionType();
557 ISD::LoadExtType ExtType = LD->getExtensionType();
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelDAGToDAG.cpp304 if (AM != ISD::POST_INC || LD->getExtensionType() != ISD::NON_EXTLOAD) in isValidIndexedLoad()
H A DMSP430ISelLowering.cpp1339 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPostIndexedAddressParts()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp1266 ISD::LoadExtType ExtType = Load->getExtensionType(); in lowerPrivateExtLoad()
1322 ISD::LoadExtType ExtType = LoadNode->getExtensionType(); in LowerLOAD()
1345 ((LoadNode->getExtensionType() == ISD::NON_EXTLOAD) || in LowerLOAD()
1346 (LoadNode->getExtensionType() == ISD::ZEXTLOAD))) { in LowerLOAD()
1381 if (LoadNode->getExtensionType() == ISD::SEXTLOAD) { in LowerLOAD()
H A DR600Instructions.td306 return L->getExtensionType() == ISD::ZEXTLOAD ||
307 L->getExtensionType() == ISD::EXTLOAD;
H A DAMDGPUISelLowering.cpp1012 return LHS0 && LHS1 && RHSLd && LHS0->getExtensionType() == ISD::ZEXTLOAD && in isDesirableToCommuteWithShift()
1014 RHSLd->getExtensionType() == ISD::ZEXTLOAD; in isDesirableToCommuteWithShift()
1758 SDValue LoLoad = DAG.getExtLoad(Load->getExtensionType(), SL, LoVT, in SplitVectorLoad()
1763 DAG.getExtLoad(Load->getExtensionType(), SL, HiVT, Load->getChain(), in SplitVectorLoad()
1811 Load->getExtensionType(), SL, WideVT, Load->getChain(), BasePtr, SrcValue, in WidenOrSplitVectorLoad()
H A DSIISelLowering.cpp10007 assert((!MemVT.isVector() || Ld->getExtensionType() == ISD::NON_EXTLOAD) && in widenLoad()
10020 assert(Ld->getExtensionType() == ISD::NON_EXTLOAD && in widenLoad()
10026 if (Ld->getExtensionType() == ISD::SEXTLOAD) { in widenLoad()
10029 } else if (Ld->getExtensionType() == ISD::ZEXTLOAD || in widenLoad()
10030 Ld->getExtensionType() == ISD::NON_EXTLOAD) { in widenLoad()
10033 assert(Ld->getExtensionType() == ISD::EXTLOAD); in widenLoad()
10043 Cvt = getLoadExtOrTrunc(DAG, Ld->getExtensionType(), Cvt, SL, IntVT); in widenLoad()
10063 ISD::LoadExtType ExtType = Load->getExtensionType(); in LowerLOAD()
11785 return L->getExtensionType() == ISD::ZEXTLOAD in calculateByteProvider()
11856 auto ExtType = cast<LoadSDNode>(L)->getExtensionType(); in isExtendedFrom16Bits()
H A DAMDGPUISelDAGToDAG.cpp239 LoadOp = LdHi->getExtensionType() == ISD::SEXTLOAD ? in matchLoadD16FromBuildVector()
267 LoadOp = LdLo->getExtensionType() == ISD::SEXTLOAD ? in matchLoadD16FromBuildVector()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZOperators.td539 unsigned Type = cast<LoadSDNode>(N)->getExtensionType();
554 unsigned Type = cast<LoadSDNode>(N)->getExtensionType();
569 return cast<LoadSDNode>(N)->getExtensionType() != ISD::NON_EXTLOAD;
H A DSystemZISelDAGToDAG.cpp1009 (Load->getExtensionType() == ISD::EXTLOAD || in tryRISBGZero()
1010 Load->getExtensionType() == ISD::ZEXTLOAD) && in tryRISBGZero()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.cpp81 ISD::LoadExtType ExtType = LD->getExtensionType(); in INITIALIZE_PASS()
300 if (N->getExtensionType() != IntExt) in tryLoadOfLoadIntrinsic()
1527 if (L->getExtensionType() != ISD::SEXTLOAD) in DetectUseSxtw()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kInstrInfo.td540 ISD::LoadExtType ExtType = LD->getExtensionType();
550 ISD::LoadExtType ExtType = LD->getExtensionType();
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp1616 Opcode = (LD->getExtensionType() == ISD::SEXTLOAD) in tryARMIndexedLoad()
1620 if (LD->getExtensionType() == ISD::SEXTLOAD) { in tryARMIndexedLoad()
1672 if (AM != ISD::POST_INC || LD->getExtensionType() != ISD::NON_EXTLOAD || in tryT1IndexedLoad()
1702 bool isSExtLd = LD->getExtensionType() == ISD::SEXTLOAD; in tryT2IndexedLoad()
1767 isSExtLd = LD->getExtensionType() == ISD::SEXTLOAD; in tryMVEIndexedLoad()
1783 isSExtLd = LD->getExtensionType() == ISD::SEXTLOAD; in tryMVEIndexedLoad()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp845 bool isSExt = LD->getExtensionType() == ISD::SEXTLOAD; in tryTLSXFormLoad()
3174 if (InputLoad && InputLoad->getExtensionType() == ISD::SEXTLOAD) in signExtendInputIfNeeded()
3213 if (InputLoad && InputLoad->getExtensionType() != ISD::SEXTLOAD) in zeroExtendInputIfNeeded()
5582 bool isSExt = LD->getExtensionType() == ISD::SEXTLOAD; in Select()
5619 bool isSExt = LD->getExtensionType() == ISD::SEXTLOAD; in Select()
H A DPPCISelLowering.cpp3115 LD->getExtensionType() == ISD::SEXTLOAD && in getPreIndexedAddressParts()
8432 if (!LD || LD->getExtensionType() != ET || LD->isVolatile() || in canReuseLoadAddress()
14443 return LD->getExtensionType() == ISD::EXTLOAD && in isFPExtLoad()
14562 IsRoundOfExtLoad = FirstLoad->getExtensionType() == ISD::EXTLOAD; in combineBVOfConsecutiveLoads()
14590 if (IsRoundOfExtLoad && LD2->getExtensionType() != ISD::EXTLOAD) in combineBVOfConsecutiveLoads()
14800 (LD->getExtensionType() != ISD::ZEXTLOAD && in combineBVZEXTLOAD()
14801 LD->getExtensionType() != ISD::EXTLOAD)) in combineBVZEXTLOAD()
15754 if (LD->getExtensionType() != ISD::NON_EXTLOAD || in PerformDAGCombine()
17198 (LD->getExtensionType() == ISD::NON_EXTLOAD || in isZExtFree()
17199 LD->getExtensionType() == ISD::ZEXTLOAD)) in isZExtFree()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelDAGToDAG.cpp940 if (PlainLoad && (PlainLoad->getExtensionType() == ISD::SEXTLOAD)) in tryLoad()
3654 bool IsSigned = LdNode && LdNode->getExtensionType() == ISD::SEXTLOAD; in GetConvertOpcode()

12