Home
last modified time | relevance | path

Searched refs:div_flags (Results 1 – 10 of 10) sorted by relevance

/freebsd-14.2/sys/dev/extres/clk/
H A Dclk_div.c66 int div_flags; member
87 if (!(sc->div_flags & CLK_DIV_WITH_TABLE)) in clknode_div_table_get_divider()
102 if (!(sc->div_flags & CLK_DIV_WITH_TABLE)) in clknode_div_table_get_value()
131 if (!(sc->div_flags & CLK_DIV_WITH_TABLE) && in clknode_div_init()
132 !(sc->div_flags & CLK_DIV_ZERO_BASED)) in clknode_div_init()
195 if (sc->div_flags & CLK_DIV_WITH_TABLE) { in clknode_div_set_freq()
199 if (!(sc->div_flags & CLK_DIV_ZERO_BASED)) in clknode_div_set_freq()
210 if (!(sc->div_flags & CLK_DIV_ZERO_BASED)) in clknode_div_set_freq()
258 sc->div_flags = clkdef->div_flags; in clknode_div_register()
H A Dclk_div.h47 int div_flags; /* Divider-specific flags */ member
/freebsd-14.2/sys/arm/mv/clk/
H A Dperiph.h77 .clk_def.full_dd.div1.div_flags = 0x0, \
85 .clk_def.full_dd.div2.div_flags = 0x0, \
119 .clk_def.full_d.div.div_flags = 0x0, \
152 .clk_def.cpu.div.div_flags = 0x0, \
195 .clk_def.mdd.div1.div_flags = 0x0, \
203 .clk_def.mdd.div2.div_flags = 0x0, \
/freebsd-14.2/sys/arm/ti/clk/
H A Dti_divider_clock.c142 sc->div_def.div_flags = CLK_DIV_ZERO_BASED; in ti_divider_attach()
170 if (sc->div_def.div_flags) in ti_divider_attach()
/freebsd-14.2/sys/arm64/qoriq/clk/
H A Dls1028a_flexspi_clk.c203 sc->clk_def.div_flags = CLK_DIV_WITH_TABLE; in ls1028a_flexspi_clk_attach()
/freebsd-14.2/sys/arm64/nvidia/tegra210/
H A Dtegra210_car.c104 .div_flags = f, \
H A Dtegra210_clk_pll.c201 .div_flags = CLK_DIV_WITH_TABLE | CLK_DIV_ZERO_BASED, \
/freebsd-14.2/sys/arm/nvidia/tegra124/
H A Dtegra124_car.c103 .div_flags = f, \
/freebsd-14.2/sys/arm/allwinner/clkng/
H A Dccu_a13.c325 .div_flags = CLK_DIV_WITH_TABLE,
H A Daw_clk.h583 .div_flags = _div_flags, \