Home
last modified time | relevance | path

Searched refs:cgu (Results 1 – 25 of 50) sorted by relevance

12

/freebsd-14.2/sys/contrib/device-tree/Bindings/clock/
H A Dingenic,cgu.yaml23 - ingenic,jz4740-cgu
24 - ingenic,jz4725b-cgu
25 - ingenic,jz4755-cgu
26 - ingenic,jz4760-cgu
27 - ingenic,jz4760b-cgu
28 - ingenic,jz4770-cgu
29 - ingenic,jz4780-cgu
30 - ingenic,x1000-cgu
31 - ingenic,x1830-cgu
60 - ingenic,x1000-cgu
[all …]
H A Dlpc1850-ccu.txt47 clocks = <&cgu BASE_APB3_CLK>, <&cgu BASE_APB1_CLK>,
48 <&cgu BASE_SPIFI_CLK>, <&cgu BASE_CPU_CLK>,
49 <&cgu BASE_PERIPH_CLK>, <&cgu BASE_USB0_CLK>,
50 <&cgu BASE_USB1_CLK>, <&cgu BASE_SPI_CLK>;
61 clocks = <&cgu BASE_AUDIO_CLK>, <&cgu BASE_UART3_CLK>,
62 <&cgu BASE_UART2_CLK>, <&cgu BASE_UART1_CLK>,
63 <&cgu BASE_UART0_CLK>, <&cgu BASE_SSP1_CLK>,
64 <&cgu BASE_SSP0_CLK>, <&cgu BASE_SDIO_CLK>;
H A Dintel,cgu-lgm.yaml4 $id: http://devicetree.org/schemas/clock/intel,cgu-lgm.yaml#
23 const: intel,cgu-lgm
40 cgu: clock-controller@e0200000 {
41 compatible = "intel,cgu-lgm";
/freebsd-14.2/sys/contrib/device-tree/src/mips/ingenic/
H A Djz4740.dtsi19 clocks = <&cgu JZ4740_CLK_CCLK>;
53 cgu: jz4740-cgu@10000000 { label
72 clocks = <&cgu JZ4740_CLK_RTC>,
73 <&cgu JZ4740_CLK_EXT>,
74 <&cgu JZ4740_CLK_PCLK>,
75 <&cgu JZ4740_CLK_TCU>;
114 clocks = <&cgu JZ4740_CLK_RTC>;
196 <&cgu JZ4740_CLK_I2S>,
197 <&cgu JZ4740_CLK_EXT>,
198 <&cgu JZ4740_CLK_PLL_HALF>;
[all …]
H A Djz4770.dtsi19 clocks = <&cgu JZ4770_CLK_CCLK>;
53 cgu: jz4770-cgu@10000000 { label
84 clocks = <&cgu JZ4770_CLK_RTC>,
85 <&cgu JZ4770_CLK_EXT>,
86 <&cgu JZ4770_CLK_PCLK>;
241 clocks = <&cgu JZ4770_CLK_AIC>, <&cgu JZ4770_CLK_I2S>,
242 <&cgu JZ4770_CLK_EXT>, <&cgu JZ4770_CLK_PLL0>;
258 clocks = <&cgu JZ4770_CLK_AIC>;
392 <&cgu JZ4770_CLK_GPU>,
393 <&cgu JZ4770_CLK_GPU>;
[all …]
H A Djz4780.dtsi20 clocks = <&cgu JZ4780_CLK_CPU>;
29 clocks = <&cgu JZ4780_CLK_CORE1>;
63 cgu: jz4780-cgu@10000000 { label
79 clocks = <&cgu JZ4780_CLK_OTG1>;
105 clocks = <&cgu JZ4780_CLK_RTCLK>,
106 <&cgu JZ4780_CLK_EXCLK>,
107 <&cgu JZ4780_CLK_PCLK>;
269 clocks = <&cgu JZ4780_CLK_SSI0>;
454 clocks = <&cgu JZ4780_CLK_AHB0>, <&cgu JZ4780_CLK_HDMI>;
467 clocks = <&cgu JZ4780_CLK_TVE>, <&cgu JZ4780_CLK_LCD0PIXCLK>;
[all …]
H A Djz4725b.dtsi19 clocks = <&cgu JZ4725B_CLK_CCLK>;
53 cgu: clock-controller@10000000 { label
54 compatible = "ingenic,jz4725b-cgu";
72 clocks = <&cgu JZ4725B_CLK_RTC>,
73 <&cgu JZ4725B_CLK_EXT>,
74 <&cgu JZ4725B_CLK_PCLK>,
75 <&cgu JZ4725B_CLK_TCU>;
123 clocks = <&cgu JZ4725B_CLK_RTC>;
202 <&cgu JZ4725B_CLK_I2S>,
203 <&cgu JZ4725B_CLK_EXT>,
[all …]
H A Dx1000.dtsi20 clocks = <&cgu X1000_CLK_CPU>;
54 cgu: x1000-cgu@10000000 { label
96 clocks = <&cgu X1000_CLK_OST>;
112 clocks = <&cgu X1000_CLK_RTCLK>,
113 <&cgu X1000_CLK_EXCLK>,
114 <&cgu X1000_CLK_PCLK>,
115 <&cgu X1000_CLK_TCU>;
152 clocks = <&cgu X1000_CLK_RTCLK>;
271 clocks = <&cgu X1000_CLK_SSI>;
385 clocks = <&cgu X1000_CLK_MAC>;
[all …]
H A Dx1830.dtsi20 clocks = <&cgu X1830_CLK_CPU>;
54 cgu: x1830-cgu@10000000 { label
89 clocks = <&cgu X1830_CLK_OST>;
105 clocks = <&cgu X1830_CLK_RTCLK>,
106 <&cgu X1830_CLK_EXCLK>,
107 <&cgu X1830_CLK_PCLK>,
108 <&cgu X1830_CLK_TCU>;
147 clocks = <&cgu X1830_CLK_RTCLK>;
253 clocks = <&cgu X1830_CLK_SSI0>;
395 clocks = <&cgu X1830_CLK_MAC>;
[all …]
H A Dgcw0.dts440 &cgu {
451 <&cgu JZ4770_CLK_PLL1>,
452 <&cgu JZ4770_CLK_GPU>,
453 <&cgu JZ4770_CLK_RTC>,
454 <&cgu JZ4770_CLK_UHC>,
460 <&cgu JZ4770_CLK_PLL0>,
461 <&cgu JZ4770_CLK_OSC32K>,
462 <&cgu JZ4770_CLK_PLL1>,
463 <&cgu JZ4770_CLK_PLL1>,
464 <&cgu JZ4770_CLK_PLL1>,
[all …]
H A Dci20.dts125 &cgu {
130 assigned-clocks = <&cgu JZ4780_CLK_OTGPHY>, <&cgu JZ4780_CLK_RTC>,
131 <&cgu JZ4780_CLK_SSIPLL>, <&cgu JZ4780_CLK_SSI>,
132 <&cgu JZ4780_CLK_HDMI>;
133 assigned-clock-parents = <0>, <&cgu JZ4780_CLK_RTCLK>,
134 <&cgu JZ4780_CLK_MPLL>,
135 <&cgu JZ4780_CLK_SSIPLL>;
H A Drs90.dts171 clocks = <&cgu JZ4725B_CLK_UDC_PHY>;
296 &cgu {
298 assigned-clocks = <&cgu JZ4725B_CLK_RTC>;
299 assigned-clock-parents = <&cgu JZ4725B_CLK_OSC32K>;
308 assigned-clock-parents = <0>, <0>, <&cgu JZ4725B_CLK_RTC>;
/freebsd-14.2/sys/contrib/device-tree/src/arm/
H A Dlpc18xx.dtsi16 #include "dt-bindings/clock/lpc18xx-cgu.h"
232 cgu: clock-controller@40050000 { label
233 compatible = "nxp,lpc1850-cgu";
243 clocks = <&cgu BASE_APB3_CLK>, <&cgu BASE_APB1_CLK>,
244 <&cgu BASE_SPIFI_CLK>, <&cgu BASE_CPU_CLK>,
245 <&cgu BASE_PERIPH_CLK>, <&cgu BASE_USB0_CLK>,
246 <&cgu BASE_USB1_CLK>, <&cgu BASE_SPI_CLK>;
257 clocks = <&cgu BASE_AUDIO_CLK>, <&cgu BASE_UART3_CLK>,
258 <&cgu BASE_UART2_CLK>, <&cgu BASE_UART1_CLK>,
259 <&cgu BASE_UART0_CLK>, <&cgu BASE_SSP1_CLK>,
[all …]
/freebsd-14.2/sys/contrib/device-tree/Bindings/mips/lantiq/
H A Dlantiq,cgu.yaml4 $id: http://devicetree.org/schemas/mips/lantiq/lantiq,cgu.yaml#
16 - lantiq,cgu-xway
29 cgu@103000 {
30 compatible = "lantiq,cgu-xway";
/freebsd-14.2/sys/contrib/device-tree/Bindings/display/
H A Dingenic,lcd.yaml93 #include <dt-bindings/clock/ingenic,jz4740-cgu.h>
101 clocks = <&cgu JZ4740_CLK_LCD_PCLK>, <&cgu JZ4740_CLK_LCD>;
112 #include <dt-bindings/clock/ingenic,jz4725b-cgu.h>
120 clocks = <&cgu JZ4725B_CLK_LCD>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/rtc/
H A Dingenic,rtc.yaml89 #include <dt-bindings/clock/ingenic,jz4740-cgu.h>
97 clocks = <&cgu JZ4740_CLK_RTC>;
102 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
110 clocks = <&cgu JZ4780_CLK_RTCLK>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/mmc/
H A Dingenic,mmc.yaml65 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
74 clocks = <&cgu JZ4780_CLK_MSC0>;
85 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
99 clocks = <&cgu JZ4780_CLK_MSC1>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/mips/ingenic/
H A Dingenic,cpu.yaml47 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
58 clocks = <&cgu JZ4780_CLK_CPU>;
66 clocks = <&cgu JZ4780_CLK_CORE1>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/remoteproc/
H A Dingenic,vpu.yaml61 #include <dt-bindings/clock/ingenic,jz4770-cgu.h>
72 clocks = <&cgu JZ4770_CLK_AUX>, <&cgu JZ4770_CLK_VPU>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/display/bridge/
H A Dingenic,jz4780-hdmi.yaml52 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
60 clocks = <&cgu JZ4780_CLK_AHB0>, <&cgu JZ4780_CLK_HDMI>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/sound/
H A Dingenic,aic.yaml73 #include <dt-bindings/clock/ingenic,jz4740-cgu.h>
83 clocks = <&cgu JZ4740_CLK_AIC>,
84 <&cgu JZ4740_CLK_I2S>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/mips/
H A Dcpus.yaml93 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
104 clocks = <&cgu JZ4780_CLK_CPU>;
112 clocks = <&cgu JZ4780_CLK_CORE1>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/rng/
H A Dingenic,trng.yaml35 #include <dt-bindings/clock/ingenic,x1830-cgu.h>
41 clocks = <&cgu X1830_CLK_DTRNG>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/nvmem/
H A Dingenic,jz4780-efuse.yaml36 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
42 clocks = <&cgu JZ4780_CLK_AHB2>;
/freebsd-14.2/sys/contrib/device-tree/Bindings/serial/
H A Dlantiq_asc.txt22 clocks = <&cgu CLK_SSX4>, <&cgu GCLK_UART>;

12