| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 384 B.buildIntToPtr(OrigRegs[0], B.buildTrunc(IntPtrTy, SrcReg)); in buildCopyFromRegs() 388 B.buildTrunc(OrigRegs[0], SrcReg); in buildCopyFromRegs() 401 B.buildTrunc(OrigRegs[0], Widened); in buildCopyFromRegs() 517 B.buildTrunc(OrigRegs[0], BuildVec); in buildCopyFromRegs() 1281 MIRBuilder.buildTrunc(ValVReg, Hint); in assignValueToReg()
|
| H A D | LegalizerHelper.cpp | 362 MIRBuilder.buildTrunc(DstReg, Remerge); in buildWidenedRemergeToDst() 2058 MIRBuilder.buildTrunc(DstReg, in widenScalarExtract() 2073 MIRBuilder.buildTrunc(DstReg, LShr); in widenScalarExtract() 2238 MIRBuilder.buildTrunc(DstReg, Result); in widenScalarAddSubShlSat() 2282 MIRBuilder.buildTrunc(Result, Mul); in widenScalarMulo() 2448 MIRBuilder.buildTrunc(DstReg, ShrReg); in widenScalar() 2466 MIRBuilder.buildTrunc(DstReg, Shift); in widenScalar() 3420 MIRBuilder.buildTrunc(DstReg, {Or}); in lowerLoad() 6854 MIRBuilder.buildTrunc(Dst, V); in lowerFPTRUNC_F64_TO_F16() 7104 MIRBuilder.buildTrunc(Dst0Reg, SrcReg); in lowerUnmergeValues() [all …]
|
| H A D | InlineAsmLowering.cpp | 579 MIRBuilder.buildTrunc(ResRegs[i], Tmp1Reg); in lowerInlineAsm()
|
| H A D | CombinerHelper.cpp | 645 MachineInstr *NewMI = Builder.buildTrunc(NewDstReg, ChosenDstReg); in applyCombineExtendingLoads() 2097 auto MIB = Builder.buildTrunc(LLT::scalar(Dst0Ty.getSizeInBits()), SrcReg); in applyCombineUnmergeWithDeadLanesToTrunc() 2100 Builder.buildTrunc(Dst0Reg, SrcReg); in applyCombineUnmergeWithDeadLanesToTrunc() 2485 Builder.buildTrunc(DstReg, SrcReg); in applyCombineTruncOfExt() 2579 ShiftSrc = Builder.buildTrunc(NewShiftTy, ShiftSrc).getReg(0); in applyCombineTruncOfShift() 2589 Builder.buildTrunc(Dst, NewShift); in applyCombineTruncOfShift() 4025 Builder.buildTrunc(DstReg, Reg); in applyExtractVecEltBuildVec() 4883 auto NarrowLHS = Builder.buildTrunc(NarrowTy, BinOpLHS); in matchNarrowBinopFeedingAnd() 4884 auto NarrowRHS = Builder.buildTrunc(NarrowTy, BinOpRHS); in matchNarrowBinopFeedingAnd()
|
| H A D | LoadStoreOpt.cpp | 868 WideSrcVal = Builder.buildTrunc(WideStoreTy, WideSrcVal).getReg(0); in mergeTruncStore()
|
| H A D | MachineIRBuilder.cpp | 833 MachineInstrBuilder MachineIRBuilder::buildTrunc(const DstOp &Res, in buildTrunc() function in MachineIRBuilder
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMCallLowering.cpp | 269 MIRBuilder.buildTrunc(ValVReg, LoadVReg); in assignValueToAddress() 306 MIRBuilder.buildTrunc(ValVReg, PhysRegToVReg); in assignValueToReg()
|
| H A D | ARMLegalizerInfo.cpp | 450 MIRBuilder.buildTrunc(ProcessedResult, LibcallResult); in legalizeCustom()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsLegalizerInfo.cpp | 405 MIRBuilder.buildTrunc(Val, Load.getReg(0)); in legalizeCustom() 420 MIRBuilder.buildTrunc(Val, Merge); in legalizeCustom()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUPreLegalizerCombiner.cpp | 210 B.buildTrunc(MI.getOperand(0).getReg(), Med3); in applyClampI64ToI16()
|
| H A D | AMDGPURegisterBankInfo.cpp | 1123 B.buildTrunc(MI.getOperand(0), WideLoad); in applyMappingLoad() 1638 Carry = B.buildTrunc(S1, Carry).getReg(0); in applyMappingMAD_64_32() 1696 B.buildTrunc(Dst1, Carry); in applyMappingMAD_64_32() 2212 B.buildTrunc(DefRegs[0], NewDstReg); in applyMappingImpl() 2305 B.buildTrunc(DefRegs[0], NewDstReg); in applyMappingImpl() 2587 B.buildTrunc(Op0L, SrcReg0); in applyMappingImpl() 2593 B.buildTrunc(Op1L, SrcReg1); in applyMappingImpl() 2780 B.buildTrunc(DstReg, Sel); in applyMappingImpl()
|
| H A D | AMDGPULegalizerInfo.cpp | 3033 B.buildTrunc(ValReg, WideLoad).getReg(0); in legalizeLoad() 3751 Src0 = B.buildTrunc(S16, MI.getOperand(1).getReg()).getReg(0); in legalizeBuildVector() 3752 Src1 = B.buildTrunc(S16, MI.getOperand(2).getReg()).getReg(0); in legalizeBuildVector() 5827 B.buildTrunc(Dst, LoadDstReg); in legalizeBufferLoad() 5838 Repack.push_back(B.buildTrunc(EltTy, Unmerge.getReg(I)).getReg(0)); in legalizeBufferLoad() 6426 B.buildTrunc(DstReg, ResultRegs[0]); in legalizeImageIntrinsic() 6449 Reg = B.buildTrunc(S16, Reg).getReg(0); in legalizeImageIntrinsic() 6555 B.buildTrunc(OrigDst, Dst); in legalizeSBufferLoad()
|
| H A D | AMDGPUCallLowering.cpp | 133 MIRBuilder.buildTrunc(ValVReg, Extended); in assignValueToReg()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizationArtifactCombiner.h | 290 Builder.buildTrunc(DstReg, MergeSrcReg); in tryCombineTrunc() 336 Builder.buildTrunc(DstReg, TruncSrc); in tryCombineTrunc() 446 Builder.buildTrunc(DefReg, NewUnmerge.getReg(I)); in tryFoldUnmergeCast()
|
| H A D | MachineIRBuilder.h | 1164 MachineInstrBuilder buildTrunc(const DstOp &Res, const SrcOp &Op);
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PreLegalizerCombiner.cpp | 529 B.buildTrunc({MidScalarLLT}, {extractReg}).getReg(0); in applyExtUaddvToUaddlv()
|
| H A D | AArch64CallLowering.cpp | 715 MIRBuilder.buildTrunc( in lowerFormalArguments()
|
| H A D | AArch64LegalizerInfo.cpp | 1498 MIB.buildTrunc(DstReg, ExtReg); in legalizeIntrinsic()
|