Home
last modified time | relevance | path

Searched refs:buildBuildVector (Results 1 – 10 of 10) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp459 B.buildBuildVector(OrigRegs[0], Regs); in buildCopyFromRegs()
477 B.buildBuildVector(OrigRegs[0], EltMerges); in buildCopyFromRegs()
486 BuildVec = B.buildBuildVector(BVType, Regs).getReg(0); in buildCopyFromRegs()
515 BuildVec = B.buildBuildVector(BVType, BVRegs).getReg(0); in buildCopyFromRegs()
H A DCSEMIRBuilder.cpp273 return buildBuildVector(DstOps[0], ConstantRegs); in buildInstr()
H A DCombinerHelper.cpp295 Builder.buildBuildVector(NewDstReg, Ops); in applyCombineConcatVectors()
2968 Builder.buildBuildVector(MI.getOperand(0).getReg(), MatchInfo); in applyCombineInsertVecElts()
5092 PreShift = MIB.buildBuildVector(ShiftAmtTy, PreShifts).getReg(0); in buildUDivUsingMul()
5093 MagicFactor = MIB.buildBuildVector(Ty, MagicFactors).getReg(0); in buildUDivUsingMul()
5094 NPQFactor = MIB.buildBuildVector(Ty, NPQFactors).getReg(0); in buildUDivUsingMul()
5095 PostShift = MIB.buildBuildVector(ShiftAmtTy, PostShifts).getReg(0); in buildUDivUsingMul()
5266 Shift = MIB.buildBuildVector(ShiftAmtTy, Shifts).getReg(0); in buildSDivUsingMul()
5267 Factor = MIB.buildBuildVector(Ty, Factors).getReg(0); in buildSDivUsingMul()
H A DLegalizerHelper.cpp177 MIRBuilder.buildBuildVector(DstReg, PartRegs); in insertParts()
1217 MIRBuilder.buildBuildVector(DstReg, DstRegs); in narrowScalar()
3149 auto NewVec = MIRBuilder.buildBuildVector(MidTy, NewOps); in bitcastExtractVectorElt()
4775 Output = MIRBuilder.buildBuildVector(NarrowTy, SVOps).getReg(0); in fewerElementsVectorShuffle()
5405 MIRBuilder.buildBuildVector(DstReg, Elts); in equalizeVectorShuffleLengths()
5730 MIRBuilder.buildBuildVector(DstReg, DstRegs); in narrowScalarExtract()
7234 MIRBuilder.buildBuildVector(DstReg, BuildVec); in lowerShuffleVector()
H A DIRTranslator.cpp3327 EntryBuilder->buildBuildVector(Reg, Ops); in translate()
3337 EntryBuilder->buildBuildVector(Reg, Ops); in translate()
3354 EntryBuilder->buildBuildVector(Reg, Ops); in translate()
H A DMachineIRBuilder.cpp689 MachineInstrBuilder MachineIRBuilder::buildBuildVector(const DstOp &Res, in buildBuildVector() function in MachineIRBuilder
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPULegalizerInfo.cpp555 return B.buildBuildVector(VectorTy, PointerParts).getReg(0); in castBufferRsrcToV4I32()
3112 Register PackedVal = B.buildBuildVector(VecTy, { NewVal, CmpVal }).getReg(0); in legalizeAtomicCmpXChg()
5528 return B.buildBuildVector(LLT::fixed_vector(NumElts, S32), WideRegs) in handleD16VData()
5538 return B.buildBuildVector(LLT::fixed_vector(2, S32), PackedRegs) in handleD16VData()
5559 return B.buildBuildVector(LLT::fixed_vector(4, S32), PackedRegs) in handleD16VData()
6034 B.buildBuildVector(V2S16, {AddrReg, B.buildUndef(S16).getReg(0)}) in packImage16bitOpsToDwords()
6055 B.buildBuildVector(V2S16, {AddrReg, B.buildUndef(S16).getReg(0)}) in packImage16bitOpsToDwords()
6059 B.buildBuildVector( in packImage16bitOpsToDwords()
6086 B.buildBuildVector(LLT::fixed_vector(NumAddrRegs, 32), AddrRegs); in convertImageAddrToPacked()
6195 auto Concat = B.buildBuildVector(PackedTy, {VData0, VData1}); in legalizeImageIntrinsic()
[all …]
H A DAMDGPURegisterBankInfo.cpp2096 B.buildBuildVector(MI.getOperand(0), Ops); in foldInsertEltToCmpSelect()
2098 auto Vec = B.buildBuildVector(MergeTy, Ops); in foldInsertEltToCmpSelect()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DLegalizationArtifactCombiner.h675 return MIB.buildBuildVector(NewBVTy, NewSrcs).getReg(0); in findValueFromBuildVector()
H A DMachineIRBuilder.h1056 MachineInstrBuilder buildBuildVector(const DstOp &Res,