Home
last modified time | relevance | path

Searched refs:addLiveIn (Results 1 – 25 of 101) sorted by relevance

12345

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsMachineFunction.cpp88 MF.getRegInfo().addLiveIn(Mips::T9_64); in initGlobalBaseReg()
89 MBB.addLiveIn(Mips::T9_64); in initGlobalBaseReg()
116 MF.getRegInfo().addLiveIn(Mips::T9); in initGlobalBaseReg()
117 MBB.addLiveIn(Mips::T9); in initGlobalBaseReg()
151 MF.getRegInfo().addLiveIn(Mips::V0); in initGlobalBaseReg()
152 MBB.addLiveIn(Mips::V0); in initGlobalBaseReg()
H A DMipsSEFrameLowering.cpp509 MBB.addLiveIn(ABI.GetEhDataReg(I)); in emitPrologue()
597 MBB.addLiveIn(Mips::COP013); in emitInterruptPrologueStub()
611 MBB.addLiveIn(Mips::COP014); in emitInterruptPrologueStub()
622 MBB.addLiveIn(Mips::COP012); in emitInterruptPrologueStub()
810 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
H A DMipsCallLowering.cpp110 MIRBuilder.getMRI()->addLiveIn(PhysReg); in markPhysRegUsed()
111 MIRBuilder.getMBB().addLiveIn(PhysReg); in markPhysRegUsed()
427 MIRBuilder.getMBB().addLiveIn(ArgRegs[I]); in lowerFormalArguments()
H A DMips16FrameLowering.cpp130 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86IndirectThunks.cpp103 MF.front().addLiveIn(X86::R11); in populateThunk()
225 Entry->addLiveIn(ThunkReg); in populateThunk()
247 CallTarget->addLiveIn(ThunkReg); in populateThunk()
H A DX86FrameLowering.cpp1044 RoundMBB->addLiveIn(FinalReg); in emitStackProbeInlineWindowsCoreCLR64()
1061 LoopMBB->addLiveIn(JoinReg); in emitStackProbeInlineWindowsCoreCLR64()
1074 LoopMBB->addLiveIn(RoundedReg); in emitStackProbeInlineWindowsCoreCLR64()
1098 ContinueMBB->addLiveIn(SizeReg); in emitStackProbeInlineWindowsCoreCLR64()
1702 MBB.addLiveIn(Establisher); in emitPrologue()
2006 MBB.addLiveIn(Establisher); in emitPrologue()
2920 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
2970 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
3192 allocMBB->addLiveIn(LI); in adjustForSegmentedStacks()
3193 checkMBB->addLiveIn(LI); in adjustForSegmentedStacks()
[all …]
H A DX86CmovConversion.cpp696 FalseMBB->addLiveIn(X86::EFLAGS); in convertCmovInstsToBranches()
697 SinkMBB->addLiveIn(X86::EFLAGS); in convertCmovInstsToBranches()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZPostRewrite.cpp175 RestMBB->addLiveIn(R); in expandCondMove()
180 MoveMBB->addLiveIn(SrcReg); in expandCondMove()
182 MoveMBB->addLiveIn(R); in expandCondMove()
H A DSystemZFrameLowering.cpp322 MBB.addLiveIn(GPR64); in addSavedGPR()
372 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
377 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
660 MBBJ.addLiveIn(SystemZ::R11D); in emitPrologue()
1124 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
1129 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
1286 B.addLiveIn(Regs.getFramePointerRegister()); in emitPrologue()
1309 MBB.addLiveIn(Reg); in emitPrologue()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIFrameLowering.cpp196 MF->getRegInfo().addLiveIn(GitPtrLo); in buildGitPtr()
197 MBB.addLiveIn(GitPtrLo); in buildGitPtr()
462 MRI.addLiveIn(FlatScratchInitReg); in emitEntryFunctionFlatScratchInit()
463 MBB.addLiveIn(FlatScratchInitReg); in emitEntryFunctionFlatScratchInit()
636 OtherBB.addLiveIn(ScratchRsrcReg); in emitEntryFunctionPrologue()
650 MRI.addLiveIn(PreloadedScratchRsrcReg); in emitEntryFunctionPrologue()
651 MBB.addLiveIn(PreloadedScratchRsrcReg); in emitEntryFunctionPrologue()
990 MBB.addLiveIn(Reg); in emitCSRSpillStores()
1399 MBB.addLiveIn(Reg); in processFunctionBeforeFrameFinalized()
1402 MBB.addLiveIn(Reg); in processFunctionBeforeFrameFinalized()
[all …]
H A DAMDGPUCallLowering.cpp162 MIRBuilder.getMBB().addLiveIn(PhysReg); in markPhysRegUsed()
465 MF.addLiveIn(PrivateSegmentBufferReg, &AMDGPU::SGPR_128RegClass); in allocateHSAUserSGPRs()
471 MF.addLiveIn(DispatchPtrReg, &AMDGPU::SGPR_64RegClass); in allocateHSAUserSGPRs()
479 MF.addLiveIn(QueuePtrReg, &AMDGPU::SGPR_64RegClass); in allocateHSAUserSGPRs()
488 MRI.addLiveIn(InputPtrReg, VReg); in allocateHSAUserSGPRs()
489 B.getMBB().addLiveIn(InputPtrReg); in allocateHSAUserSGPRs()
496 MF.addLiveIn(DispatchIDReg, &AMDGPU::SGPR_64RegClass); in allocateHSAUserSGPRs()
502 MF.addLiveIn(FlatScratchInitReg, &AMDGPU::SGPR_64RegClass); in allocateHSAUserSGPRs()
609 MF.addLiveIn(ImplicitBufferPtrReg, &AMDGPU::SGPR_64RegClass); in lowerFormalArguments()
616 MF.addLiveIn(FlatScratchInitReg, &AMDGPU::SGPR_64RegClass); in lowerFormalArguments()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCCallLowering.cpp185 MIRBuilder.getMRI()->addLiveIn(PhysReg); in markPhysRegUsed()
186 MIRBuilder.getMBB().addLiveIn(PhysReg); in markPhysRegUsed()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcFrameLowering.cpp237 MBB.addLiveIn(SP::O7); in emitEpilogue()
362 MBB.addLiveIn(reg - SP::I0_I1 + SP::O0_O1); in remapRegsForLeafProc()
368 MBB.addLiveIn(reg - SP::I0 + SP::O0); in remapRegsForLeafProc()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRFrameLowering.cpp114 MBBJ.addLiveIn(AVR::R29R28); in emitPrologue()
267 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
278 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/GISel/
H A DM68kCallLowering.cpp152 MIRBuilder.getMRI()->addLiveIn(PhysReg); in assignValueToReg()
153 MIRBuilder.getMBB().addLiveIn(PhysReg); in assignValueToReg()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVRedundantCopyElimination.cpp155 MBB.addLiveIn(TargetReg); in optimizeBlock()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DBasicBlockPathCloning.cpp184 CloneBB->addLiveIn(LiveIn); in ApplyCloning()
H A DImplicitNullChecks.cpp785 MBB->addLiveIn(Reg); in rewriteNullChecks()
793 NC.getNotNullSucc()->addLiveIn(MO.getReg()); in rewriteNullChecks()
H A DVirtRegMap.cpp334 MBB->addLiveIn(PhysReg, LaneMask); in addLiveInsForSubRanges()
369 MBB->addLiveIn(PhysReg); in addMBBLiveIns()
H A DMachineRegisterInfo.cpp489 EntryMBB->addLiveIn(LiveIns[i].first); in EmitLiveInCopies()
493 EntryMBB->addLiveIn(LiveIns[i].first); in EmitLiveInCopies()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreFrameLowering.cpp263 MBB.addLiveIn(XCore::LR); in emitPrologue()
288 MBB.addLiveIn(SpillList[i].Reg); in emitPrologue()
436 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCFGOptimizer.cpp228 LayoutSucc->addLiveIn(NewLI); in runOnMachineFunction()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86CallLowering.cpp234 MIRBuilder.getMRI()->addLiveIn(PhysReg); in markPhysRegUsed()
235 MIRBuilder.getMBB().addLiveIn(PhysReg); in markPhysRegUsed()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430FrameLowering.cpp141 MBBJ.addLiveIn(MSP430::R4); in emitPrologue()
333 MBB.addLiveIn(Reg); in spillCalleeSavedRegisters()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineBasicBlock.h428 void addLiveIn(MCRegister PhysReg,
432 void addLiveIn(const RegisterMaskPair &RegMaskPair) {
447 Register addLiveIn(MCRegister PhysReg, const TargetRegisterClass *RC);

12345