Searched refs:Zdn (Results 1 – 4 of 4) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | SVEInstrFormats.td | 1001 bits<5> Zdn; 1947 def : InstAlias<asm # "\t$Zdn, $Zdn, $imm", 1949 def : InstAlias<asm # "\t$Zdn, $Zdn, $imm", 1951 def : InstAlias<asm # "\t$Zdn, $Zdn, $imm", 1954 def : InstAlias<alias # "\t$Zdn, $Zdn, $imm", 1956 def : InstAlias<alias # "\t$Zdn, $Zdn, $imm", 1958 def : InstAlias<alias # "\t$Zdn, $Zdn, $imm", 1960 def : InstAlias<alias # "\t$Zdn, $Zdn, $imm", 4917 def : InstAlias<asm # "\t$Zdn, $Zdn, $Zm, $Zk", 4919 def : InstAlias<asm # "\t$Zdn, $Zdn, $Zm, $Zk", [all …]
|
| H A D | SMEInstrFormats.td | 1632 bits<4> Zdn; 1639 let Inst{4-1} = Zdn; 1642 let Constraints = "$Zdn = $_Zdn"; 1672 bits<3> Zdn; 1679 let Inst{4-2} = Zdn; 1683 let Constraints = "$Zdn = $_Zdn"; 1712 bits<4> Zdn; 1719 let Inst{4-1} = Zdn; 1722 let Constraints = "$Zdn = $_Zdn"; 1751 bits<3> Zdn; [all …]
|
| H A D | AArch64ISelDAGToDAG.cpp | 1775 SDValue Zdn = GetMultiVecOperand(FirstVecIdx); in SelectDestructiveMultiIntrinsic() local 1786 N->getOperand(1), Zdn, Zm); in SelectDestructiveMultiIntrinsic() 1788 Intrinsic = CurDAG->getMachineNode(Opcode, DL, MVT::Untyped, Zdn, Zm); in SelectDestructiveMultiIntrinsic()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64Disassembler.cpp | 1989 unsigned Zdn = fieldFromInstruction(insn, 0, 5); in DecodeSVELogicalImmInstruction() local 1995 DecodeZPRRegisterClass(Inst, Zdn, Addr, Decoder); in DecodeSVELogicalImmInstruction() 1997 DecodeZPRRegisterClass(Inst, Zdn, Addr, Decoder); in DecodeSVELogicalImmInstruction()
|