Home
last modified time | relevance | path

Searched refs:ValueTypeByHwMode (Results 1 – 17 of 17) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DInfoByHwMode.cpp31 ValueTypeByHwMode::ValueTypeByHwMode(Record *R, const CodeGenHwModes &CGH) { in ValueTypeByHwMode() function in ValueTypeByHwMode
42 ValueTypeByHwMode::ValueTypeByHwMode(Record *R, MVT T) : ValueTypeByHwMode(T) { in ValueTypeByHwMode() function in ValueTypeByHwMode
47 bool ValueTypeByHwMode::operator== (const ValueTypeByHwMode &T) const { in operator ==()
58 bool ValueTypeByHwMode::operator< (const ValueTypeByHwMode &T) const { in operator <()
64 MVT &ValueTypeByHwMode::getOrCreateTypeForMode(unsigned Mode, MVT Type) { in getOrCreateTypeForMode()
77 StringRef ValueTypeByHwMode::getMVTName(MVT T) { in getMVTName()
83 void ValueTypeByHwMode::writeToStream(raw_ostream &OS) const { in writeToStream()
103 void ValueTypeByHwMode::dump() const { in dump()
107 ValueTypeByHwMode llvm::getValueTypeByHwMode(Record *Rec, in getValueTypeByHwMode()
116 return ValueTypeByHwMode(Rec, CGH); in getValueTypeByHwMode()
[all …]
H A DInfoByHwMode.h156 struct ValueTypeByHwMode : public InfoByHwMode<MVT> { struct
157 ValueTypeByHwMode(Record *R, const CodeGenHwModes &CGH);
158 ValueTypeByHwMode(Record *R, MVT T);
159 ValueTypeByHwMode(MVT T) { Map.insert({DefaultMode,T}); } in ValueTypeByHwMode() function
160 ValueTypeByHwMode() = default;
162 bool operator== (const ValueTypeByHwMode &T) const;
163 bool operator< (const ValueTypeByHwMode &T) const;
181 ValueTypeByHwMode getValueTypeByHwMode(Record *Rec, argument
223 raw_ostream &operator<<(raw_ostream &OS, const ValueTypeByHwMode &T);
H A DCodeGenTarget.h65 mutable SmallVector<ValueTypeByHwMode, 8> LegalValueTypes;
125 getSuperRegForSubReg(const ValueTypeByHwMode &Ty, CodeGenRegBank &RegBank,
142 std::vector<ValueTypeByHwMode> getRegisterVTs(Record *R) const;
144 ArrayRef<ValueTypeByHwMode> getLegalValueTypes() const { in getLegalValueTypes()
H A DCodeGenDAGPatterns.h203 : TypeSetByHwMode(ValueTypeByHwMode(VT)) {} in TypeSetByHwMode()
204 TypeSetByHwMode(ValueTypeByHwMode VT) in TypeSetByHwMode()
205 : TypeSetByHwMode(ArrayRef<ValueTypeByHwMode>(&VT, 1)) {} in TypeSetByHwMode()
206 TypeSetByHwMode(ArrayRef<ValueTypeByHwMode> VTList);
213 ValueTypeByHwMode getValueTypeByHwMode() const;
237 bool insert(const ValueTypeByHwMode &VVT);
265 ValueTypeByHwMode getConcrete(const TypeSetByHwMode &VTS, in getConcrete()
312 const ValueTypeByHwMode &VVT);
408 ValueTypeByHwMode VVT;
695 ValueTypeByHwMode getType(unsigned ResNo) const { in getType()
[all …]
H A DCodeGenRegisters.h333 SmallVector<ValueTypeByHwMode, 4> VTs;
361 ArrayRef<ValueTypeByHwMode> getValueTypes() const { return VTs; } in getValueTypes()
363 bool hasType(const ValueTypeByHwMode &VT) const;
365 const ValueTypeByHwMode &getValueTypeNum(unsigned VTNum) const { in getValueTypeNum()
784 getMinimalPhysRegClass(Record *RegRecord, ValueTypeByHwMode *VT = nullptr);
H A DCodeGenTarget.cpp379 const ValueTypeByHwMode &ValueTy, CodeGenRegBank &RegBank, in getSuperRegForSubReg()
440 std::vector<ValueTypeByHwMode> CodeGenTarget::getRegisterVTs(Record *R) in getRegisterVTs()
443 std::vector<ValueTypeByHwMode> Result; in getRegisterVTs()
446 ArrayRef<ValueTypeByHwMode> InVTs = RC.getValueTypes(); in getRegisterVTs()
H A DDAGISelMatcherGen.cpp39 const ValueTypeByHwMode &VVT = RC.getValueTypeNum(0); in getRegisterValueType()
47 const ValueTypeByHwMode &VVT = RC.getValueTypeNum(0); in getRegisterValueType()
H A DCodeGenDAGPatterns.cpp75 OS << LS << ValueTypeByHwMode::getMVTName(T); in writeToStream()
85 TypeSetByHwMode::TypeSetByHwMode(ArrayRef<ValueTypeByHwMode> VTList) { in TypeSetByHwMode()
90 for (const ValueTypeByHwMode &VVT : VTList) in TypeSetByHwMode()
104 ValueTypeByHwMode TypeSetByHwMode::getValueTypeByHwMode() const { in getValueTypeByHwMode()
107 ValueTypeByHwMode VVT; in getValueTypeByHwMode()
124 bool TypeSetByHwMode::insert(const ValueTypeByHwMode &VVT) { in insert()
646 const ValueTypeByHwMode &VVT) { in EnforceVectorEltTypeIs()
2487 ValueTypeByHwMode VVT = TP.getInfer().getConcrete(Types[0], false); in ApplyTypeConstraints()
2719 const ValueTypeByHwMode VVT = getValueTypeByHwMode(T, CGH); in ApplyTypeConstraints()
H A DCodeGenInstruction.cpp526 const std::vector<ValueTypeByHwMode> &RegVTs = in HasOneImplicitDefWithKnownVT()
H A DCodeGenRegisters.cpp868 bool CodeGenRegisterClass::hasType(const ValueTypeByHwMode &VT) const { in hasType()
880 for (const ValueTypeByHwMode &OurVT : VTs) { in hasType()
2476 ValueTypeByHwMode *VT) { in getMinimalPhysRegClass()
H A DRegisterInfoEmitter.cpp1239 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc()
1290 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc()
H A DFastISelEmitter.cpp177 ValueTypeByHwMode VVT = TP->getTree(0)->getType(0); in emitImmediatePredicate()
H A DGlobalISelEmitter.cpp1089 ValueTypeByHwMode VT = ChildTypes.front().getValueTypeByHwMode(); in importChildMatcher()
1127 ValueTypeByHwMode VTy = ChildTypes.front().getValueTypeByHwMode(); in importChildMatcher()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td474 def VecI1: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
476 def VecI8: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
478 def VecI16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
480 def VecI32: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
482 def VecF16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
484 def VecF32: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
487 def VecPI8: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
489 def VecPI16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
491 def VecPI32: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
493 def VecPF16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVRegisterInfo.td119 def XLenVT : ValueTypeByHwMode<[RV32, RV64],
122 def XLenFVT : ValueTypeByHwMode<[RV64],
124 def XLenPairFVT : ValueTypeByHwMode<[RV32],
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchRegisterInfo.td94 def GRLenVT : ValueTypeByHwMode<[LA32, LA64],
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTarget.td55 class ValueTypeByHwMode<list<HwMode> Ms, list<ValueType> Ts>
66 class PtrValueTypeByHwMode<ValueTypeByHwMode scalar, int addrspace>