Home
last modified time | relevance | path

Searched refs:ValReg (Results 1 – 14 of 14) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SelectionDAGInfo.cpp79 unsigned ValReg; in EmitTargetCodeForMemset() local
86 ValReg = X86::EAX; in EmitTargetCodeForMemset()
91 ValReg = X86::RAX; in EmitTargetCodeForMemset()
97 ValReg = X86::AX; in EmitTargetCodeForMemset()
102 ValReg = X86::AL; in EmitTargetCodeForMemset()
112 Chain = DAG.getCopyToReg(Chain, dl, ValReg, DAG.getConstant(Val, dl, AVT), in EmitTargetCodeForMemset()
H A DX86FastISel.cpp83 bool X86FastEmitStore(EVT VT, unsigned ValReg, X86AddressMode &AM,
479 bool X86FastISel::X86FastEmitStore(EVT VT, unsigned ValReg, X86AddressMode &AM, in X86FastEmitStore() argument
499 .addReg(ValReg).addImm(1); in X86FastEmitStore()
500 ValReg = AndResult; in X86FastEmitStore()
642 ValReg = constrainOperandRegClass(Desc, ValReg, Desc.getNumOperands() - 1); in X86FastEmitStore()
645 addFullAddress(MIB, AM).addReg(ValReg); in X86FastEmitStore()
689 Register ValReg = getRegForValue(Val); in X86FastEmitStore() local
690 if (ValReg == 0) in X86FastEmitStore()
693 return X86FastEmitStore(VT, ValReg, AM, MMO, Aligned); in X86FastEmitStore()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DMIPatternMatch.h143 std::optional<ValueAndVReg> &ValReg; member
144 GCstAndRegMatch(std::optional<ValueAndVReg> &ValReg) : ValReg(ValReg) {} in GCstAndRegMatch()
146 ValReg = getIConstantVRegValWithLookThrough(Reg, MRI); in match()
147 return ValReg ? true : false; in match()
151 inline GCstAndRegMatch m_GCst(std::optional<ValueAndVReg> &ValReg) { in m_GCst() argument
152 return GCstAndRegMatch(ValReg); in m_GCst()
H A DCallLowering.h314 Register extendRegister(Register ValReg, const CCValAssign &VA,
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp1177 Register CallLowering::ValueHandler::extendRegister(Register ValReg, in extendRegister() argument
1184 return ValReg; in extendRegister()
1188 return ValReg; in extendRegister()
1192 const LLT ValRegTy = MRI.getType(ValReg); in extendRegister()
1197 ValReg = MIRBuilder.buildPtrToInt(IntPtrTy, ValReg).getReg(0); in extendRegister()
1206 return ValReg; in extendRegister()
1208 auto MIB = MIRBuilder.buildAnyExt(LocTy, ValReg); in extendRegister()
1213 MIRBuilder.buildSExt(NewReg, ValReg); in extendRegister()
1218 MIRBuilder.buildZExt(NewReg, ValReg); in extendRegister()
H A DLegalizerHelper.cpp4420 Register ValReg = LdStMI.getReg(0); in reduceLoadStoreWidth() local
4422 LLT ValTy = MRI.getType(ValReg); in reduceLoadStoreWidth()
4437 if (extractParts(ValReg, ValTy, NarrowTy, LeftoverTy, NarrowRegs, in reduceLoadStoreWidth()
4494 insertParts(ValReg, ValTy, NarrowTy, NarrowRegs, in reduceLoadStoreWidth()
7740 Register ValReg = MI.getOperand(ValRegIndex).getReg(); in lowerReadWriteRegister() local
7741 const LLT Ty = MRI.getType(ValReg); in lowerReadWriteRegister()
7750 MIRBuilder.buildCopy(ValReg, PhysReg); in lowerReadWriteRegister()
7752 MIRBuilder.buildCopy(PhysReg, ValReg); in lowerReadWriteRegister()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchExpandAtomicPseudoInsts.cpp339 MachineBasicBlock *MBB, Register ValReg, in insertSext() argument
341 BuildMI(MBB, DL, TII->get(LoongArch::SLL_W), ValReg) in insertSext()
342 .addReg(ValReg) in insertSext()
344 BuildMI(MBB, DL, TII->get(LoongArch::SRA_W), ValReg) in insertSext()
345 .addReg(ValReg) in insertSext()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVExpandAtomicPseudoInsts.cpp428 MachineBasicBlock *MBB, Register ValReg, in insertSext() argument
430 BuildMI(MBB, DL, TII->get(RISCV::SLL), ValReg) in insertSext()
431 .addReg(ValReg) in insertSext()
433 BuildMI(MBB, DL, TII->get(RISCV::SRA), ValReg) in insertSext()
434 .addReg(ValReg) in insertSext()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVPreLegalizer.cpp342 createNewIdReg(Register ValReg, unsigned Opcode, MachineRegisterInfo &MRI, in createNewIdReg() argument
345 SPIRVType *SpvType = GR.getSPIRVTypeForVReg(ValReg); in createNewIdReg()
355 if (MRI.getType(ValReg).isPointer()) { in createNewIdReg()
359 } else if (MRI.getType(ValReg).isVector()) { in createNewIdReg()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMAsmPrinter.cpp2039 Register ValReg = MI->getOperand(1).getReg(); in emitInstruction() local
2043 .addReg(ValReg) in emitInstruction()
2050 .addReg(ValReg) in emitInstruction()
2053 .addReg(ValReg) in emitInstruction()
2060 .addReg(ValReg) in emitInstruction()
2105 Register ValReg = MI->getOperand(1).getReg(); in emitInstruction() local
2109 .addReg(ValReg) in emitInstruction()
2119 .addReg(ValReg) in emitInstruction()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp1599 Register ValReg = MI.getOperand(0).getReg(); in legalizeLoadStore() local
1600 const LLT ValTy = MRI.getType(ValReg); in legalizeLoadStore()
1630 ValReg, {NewI->getOperand(0), NewI->getOperand(1)}); in legalizeLoadStore()
1667 auto Bitcast = MIRBuilder.buildBitcast(NewTy, ValReg); in legalizeLoadStore()
1671 MIRBuilder.buildBitcast(ValReg, NewLoad); in legalizeLoadStore()
H A DAArch64InstructionSelector.cpp2909 Register ValReg = LdSt.getReg(0); in select() local
2910 if (MRI.getType(ValReg).getSizeInBits() == 64 && MemSizeInBits != 64) { in select()
2933 const Register ValReg = LdSt.getReg(0); in select() local
2934 const LLT ValTy = MRI.getType(ValReg); in select()
2935 const RegisterBank &RB = *RBI.getRegBank(ValReg, MRI, TRI); in select()
2948 .addReg(ValReg, 0, SubReg) in select()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructionSelector.cpp1626 Register ValReg = MI.getOperand(3).getReg(); in selectDSOrderedIntrinsic() local
1629 .addReg(ValReg) in selectDSOrderedIntrinsic()
3169 Register ValReg = MI.getOperand(2).getReg(); in selectG_INSERT_VECTOR_ELT() local
3173 LLT ValTy = MRI->getType(ValReg); in selectG_INSERT_VECTOR_ELT()
3178 const RegisterBank *ValRB = RBI.getRegBank(ValReg, *MRI, TRI); in selectG_INSERT_VECTOR_ELT()
3195 !RBI.constrainGenericRegister(ValReg, *ValRC, *MRI) || in selectG_INSERT_VECTOR_ELT()
3220 .addReg(ValReg) in selectG_INSERT_VECTOR_ELT()
3230 .addReg(ValReg) in selectG_INSERT_VECTOR_ELT()
H A DAMDGPULegalizerInfo.cpp2990 Register ValReg = MI.getOperand(0).getReg(); in legalizeLoad() local
2991 LLT ValTy = MRI.getType(ValReg); in legalizeLoad()
3033 B.buildTrunc(ValReg, WideLoad).getReg(0); in legalizeLoad()
3041 B.buildExtract(ValReg, WideLoad, 0); in legalizeLoad()
3046 B.buildDeleteTrailingVectorElements(ValReg, WideLoad); in legalizeLoad()