Searched refs:VECTOR_DEINTERLEAVE (Results 1 – 7 of 7) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 580 VECTOR_DEINTERLEAVE, enumerator
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 306 case ISD::VECTOR_DEINTERLEAVE: return "vector_deinterleave"; in getOperationName()
|
| H A D | LegalizeVectorTypes.cpp | 1045 case ISD::VECTOR_DEINTERLEAVE: in SplitVectorResult()
2922 SDValue ResLo = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in SplitVecRes_VECTOR_DEINTERLEAVE()
2924 SDValue ResHi = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in SplitVecRes_VECTOR_DEINTERLEAVE()
|
| H A D | LegalizeIntegerTypes.cpp | 126 case ISD::VECTOR_DEINTERLEAVE: in PromoteIntegerResult()
|
| H A D | SelectionDAGBuilder.cpp | 11941 SDValue Res = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in visitVectorDeinterleave()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 771 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in RISCVTargetLowering()
860 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in RISCVTargetLowering()
990 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in RISCVTargetLowering()
6408 case ISD::VECTOR_DEINTERLEAVE: in LowerOperation()
9705 SDValue ResLo = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in lowerVECTOR_DEINTERLEAVE()
9707 SDValue ResHi = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in lowerVECTOR_DEINTERLEAVE()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1289 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in AArch64TargetLowering()
1336 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in AArch64TargetLowering()
1488 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in AArch64TargetLowering()
6382 case ISD::VECTOR_DEINTERLEAVE: in LowerOperation()
|