Home
last modified time | relevance | path

Searched refs:UZP1 (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp2446 MAKE_CASE(AArch64ISD::UZP1) in getTargetNodeName()
5215 return DAG.getNode(AArch64ISD::UZP1, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
11880 return DAG.getNode(AArch64ISD::UZP1, dl, VT, OpLHS, OpRHS); in GeneratePerfectShuffle()
13605 return DAG.getNode(AArch64ISD::UZP1, DL, VT, NewLo, Hi); in LowerINSERT_SUBVECTOR()
13610 return DAG.getNode(AArch64ISD::UZP1, DL, VT, Lo, NewHi); in LowerINSERT_SUBVECTOR()
20912 if (Op0.getOperand(0).getOpcode() == AArch64ISD::UZP1) { in performUzpCombine()
20914 return DAG.getNode(AArch64ISD::UZP1, DL, ResVT, X, Op1); in performUzpCombine()
20920 if (Op1.getOperand(0).getOpcode() == AArch64ISD::UZP1) { in performUzpCombine()
20922 return DAG.getNode(AArch64ISD::UZP1, DL, ResVT, Op0, Z); in performUzpCombine()
23759 SDValue UZP1 = in tryCombineMULLWithUZP1() local
[all …]
H A DAArch64SchedKryoDetails.td2329 (instregex "((TRN1|TRN2|ZIP1|UZP1|UZP2)v2i64|ZIP2(v2i64|v4i32|v8i16|v16i8))")>;
2359 (instregex "(UZP1|UZP2)(v4i32|v8i16|v16i8)")>;
2365 (instregex "(UZP1|UZP2|ZIP1|ZIP2)(v2i32|v4i16|v8i8)")>;
H A DAArch64ISelLowering.h200 UZP1, enumerator
H A DAArch64SchedFalkorDetails.td920 def : InstRW<[FalkorWr_1VXVY_1cyc], (instregex "^(TRN1|TRN2|ZIP1|UZP1|UZP2|ZIP2|XTN)(v2i32|v2i64|…
H A DAArch64SchedThunderX3T110.td1643 (instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;
H A DAArch64SchedA64FX.td1695 (instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;
H A DAArch64InstrInfo.td704 def AArch64uzp1 : SDNode<"AArch64ISD::UZP1", SDT_AArch64Zip>;
6047 defm UZP1 : SIMDZipVector<0b001, "uzp1", AArch64uzp1>;