Home
last modified time | relevance | path

Searched refs:UDIVREM (Results 1 – 25 of 37) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsTargetTransformInfo.cpp15 return TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM, in hasDivRemOp()
H A DMipsSEISelLowering.cpp191 setOperationAction(ISD::UDIVREM, MVT::i64, Custom); in MipsSETargetLowering()
198 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in MipsSETargetLowering()
231 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in MipsSETargetLowering()
278 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in MipsSETargetLowering()
452 case ISD::UDIVREM: return lowerMulDiv(Op, MipsISD::DivRemU, true, true, in LowerOperation()
H A DMipsISelLowering.cpp491 setTargetDAGCombine({ISD::SDIVREM, ISD::UDIVREM, ISD::SELECT, ISD::AND, in MipsTargetLowering()
1161 case ISD::UDIVREM: in PerformDAGCombine()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h256 UDIVREM, enumerator
H A DSelectionDAG.h2370 case ISD::UDIVREM:
H A DBasicTTIImpl.h925 if (TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp161 setOperationAction(ISD::UDIVREM, MVT::i8, Custom); in AVRTargetLowering()
162 setOperationAction(ISD::UDIVREM, MVT::i16, Custom); in AVRTargetLowering()
163 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in AVRTargetLowering()
557 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem()
1017 case ISD::UDIVREM: in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.h96 UDIVREM, enumerator
H A DSystemZOperators.td288 def z_udivrem : SDNode<"SystemZISD::UDIVREM", SDT_ZGR128Binary>;
H A DSystemZISelLowering.cpp183 setOperationAction(ISD::UDIVREM, VT, Custom); in SystemZTargetLowering()
246 setOperationAction(ISD::UDIVREM, MVT::i128, Expand); in SystemZTargetLowering()
4184 lowerGR128Binary(DAG, DL, VT, SystemZISD::UDIVREM, in lowerUDIVREM()
6135 case ISD::UDIVREM: in LowerOperation()
6334 OPCODE(UDIVREM); in getTargetNodeName()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp133 setOperationAction(ISD::UDIVREM, MVT::i8, Promote); in MSP430TargetLowering()
139 setOperationAction(ISD::UDIVREM, MVT::i16, Expand); in MSP430TargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp254 case ISD::UDIVREM: return "udivrem"; in getOperationName()
H A DLegalizeIntegerTypes.cpp4887 if (TLI.getOperationAction(ISD::UDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_UDIV()
4888 SDValue Res = DAG.getNode(ISD::UDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_UDIV()
4930 if (TLI.getOperationAction(ISD::UDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_UREM()
4931 SDValue Res = DAG.getNode(ISD::UDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_UREM()
H A DLegalizeVectorOps.cpp350 case ISD::UDIVREM: in LegalizeOp()
H A DLegalizeDAG.cpp3704 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode()
4823 case ISD::UDIVREM: in ConvertNodeToLibcall()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp101 setOperationAction(ISD::UDIVREM, VT, Expand); in BPFTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp416 setOperationAction({ISD::SDIVREM, ISD::UDIVREM}, VT, Custom); in AMDGPUTargetLowering()
465 ISD::UMUL_LOHI, ISD::SDIVREM, ISD::UDIVREM, in AMDGPUTargetLowering()
1338 case ISD::UDIVREM: return LowerUDIVREM(Op, DAG); in LowerOperation()
2004 SDValue Res = DAG.getNode(ISD::UDIVREM, DL, DAG.getVTList(HalfVT, HalfVT), in LowerUDIVREM64()
2292 SDValue Div = DAG.getNode(ISD::UDIVREM, DL, DAG.getVTList(VT, VT), LHS, RHS); in LowerSDIVREM()
H A DR600ISelLowering.cpp613 case ISD::UDIVREM: { in ReplaceNodeResults()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp109 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in LanaiTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp60 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in CSKYTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1678 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in SparcTargetLowering()
1685 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in SparcTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1581 ISD::SDIVREM, ISD::UDIVREM, ISD::ROTL, ISD::ROTR, in HexagonTargetLowering()
1627 ISD::SREM, ISD::UREM, ISD::SDIVREM, ISD::UDIVREM, ISD::SADDO, in HexagonTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp206 setOperationAction(ISD::UDIVREM, VT, Expand); in addTypeForNEON()
287 setOperationAction(ISD::UDIVREM, VT, Expand); in addMVEVectorTypes()
1289 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in ARMTargetLowering()
1291 setOperationAction(ISD::UDIVREM, MVT::i64, Custom); in ARMTargetLowering()
1294 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in ARMTargetLowering()
10662 case ISD::UDIVREM: return LowerDivRem(Op, DAG); in LowerOperation()
10731 case ISD::UDIVREM: in ReplaceNodeResults()
20656 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemLibcall()
20674 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemArgList()
20701 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem()
H A DARMTargetTransformInfo.cpp2095 case ISD::UDIVREM: in maybeLoweredToCall()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp145 ISD::SDIVREM, ISD::UDIVREM, ISD::SHL_PARTS, ISD::SRA_PARTS, in WebAssemblyTargetLowering()

12