Home
last modified time | relevance | path

Searched refs:TryCand (Results 1 – 10 of 10) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCMachineScheduler.cpp38 TryCand.Reason = Stall; in biasAddiLoadCandidate()
42 TryCand.Reason = NoCand; in biasAddiLoadCandidate()
56 TryCand.Reason = NodeOrder; in tryCandidate()
61 if (tryGreater(biasPhysReg(TryCand.SU, TryCand.AtTop), in tryCandidate()
67 tryPressure(TryCand.RPDelta.Excess, Cand.RPDelta.Excess, TryCand, Cand, in tryCandidate()
113 if (tryLess(getWeakLeft(TryCand.SU, TryCand.AtTop), in tryCandidate()
120 tryPressure(TryCand.RPDelta.CurrentMax, Cand.RPDelta.CurrentMax, TryCand, in tryCandidate()
152 if (TryCand.Reason != NodeOrder && TryCand.Reason != NoCand) in tryCandidate()
171 TryCand.Reason = Stall; in biasAddiCandidate()
183 TryCand.Reason = NodeOrder; in tryCandidate()
[all …]
H A DPPCMachineScheduler.h26 bool tryCandidate(SchedCandidate &Cand, SchedCandidate &TryCand,
31 SchedCandidate &TryCand,
47 bool tryCandidate(SchedCandidate &Cand, SchedCandidate &TryCand) override;
48 bool biasAddiCandidate(SchedCandidate &Cand, SchedCandidate &TryCand) const;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIMachineScheduler.cpp145 TryCand.Reason = Reason; in tryLess()
162 TryCand.Reason = Reason; in tryGreater()
228 if (TryCand.IsLowLatency && in tryCandidateTopDown()
247 SISchedCandidate TryCand; in pickNode() local
251 TryCand.SU = SU; in pickNode()
1541 if (TryCand.IsHighLatency && SISched::tryGreater(TryCand.Height, Cand.Height, in tryCandidateLatency()
1565 if (SISched::tryGreater(TryCand.Height, Cand.Height, TryCand, Cand, Depth)) in tryCandidateRegUsage()
1602 TryCand.Block = *I; in pickBlock()
1603 TryCand.IsHighLatency = TryCand.Block->isHighLatencyBlock(); in pickBlock()
1607 TryCand.NumSuccessors = TryCand.Block->getSuccs().size(); in pickBlock()
[all …]
H A DGCNSchedStrategy.cpp228 if (TryCand.Reason != NoCand) { in pickNodeFromQueue()
232 Cand.setBest(TryCand); in pickNodeFromQueue()
404 TryCand.Reason = NodeOrder; in tryCandidate()
410 tryPressure(TryCand.RPDelta.Excess, Cand.RPDelta.Excess, TryCand, Cand, in tryCandidate()
412 return TryCand.Reason != NoCand; in tryCandidate()
415 if (tryGreater(biasPhysReg(TryCand.SU, TryCand.AtTop), in tryCandidate()
417 return TryCand.Reason != NoCand; in tryCandidate()
441 if (tryLess(getWeakLeft(TryCand.SU, TryCand.AtTop), in tryCandidate()
458 return TryCand.Reason != NoCand; in tryCandidate()
468 tryPressure(TryCand.RPDelta.CurrentMax, Cand.RPDelta.CurrentMax, TryCand, in tryCandidate()
[all …]
H A DSIMachineScheduler.h202 void tryCandidateTopDown(SISchedCandidate &Cand, SISchedCandidate &TryCand);
203 void tryCandidateBottomUp(SISchedCandidate &Cand, SISchedCandidate &TryCand);
387 SIBlockSchedCandidate &TryCand);
389 SIBlockSchedCandidate &TryCand);
H A DGCNSchedStrategy.h132 bool tryCandidate(SchedCandidate &Cand, SchedCandidate &TryCand,
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineScheduler.cpp3137 TryCand.Reason = Reason; in tryLess()
3153 TryCand.Reason = Reason; in tryGreater()
3497 TryCand.Reason = NodeOrder; in tryCandidate()
3502 if (tryGreater(biasPhysReg(TryCand.SU, TryCand.AtTop), in tryCandidate()
3557 if (tryLess(getWeakLeft(TryCand.SU, TryCand.AtTop), in tryCandidate()
3621 Cand.setBest(TryCand); in pickNodeFromQueue()
3864 TryCand.Reason = NodeOrder; in tryCandidate()
3895 TryCand.Reason = NodeOrder; in tryCandidate()
3906 TryCand.SU = SU; in pickNodeFromQueue()
3907 TryCand.AtTop = true; in pickNodeFromQueue()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64MachineScheduler.cpp62 SchedCandidate &TryCand) { in tryCandidate() argument
63 bool OriginalResult = PostGenericScheduler::tryCandidate(Cand, TryCand); in tryCandidate()
66 MachineInstr *Instr0 = TryCand.SU->getInstr(); in tryCandidate()
75 TryCand.Reason = NodeOrder; in tryCandidate()
H A DAArch64MachineScheduler.h27 bool tryCandidate(SchedCandidate &Cand, SchedCandidate &TryCand) override;
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineScheduler.h1188 GenericSchedulerBase::SchedCandidate &TryCand,
1192 GenericSchedulerBase::SchedCandidate &TryCand,
1195 bool tryLatency(GenericSchedulerBase::SchedCandidate &TryCand,
1200 GenericSchedulerBase::SchedCandidate &TryCand,
1274 virtual bool tryCandidate(SchedCandidate &Cand, SchedCandidate &TryCand,
1337 virtual bool tryCandidate(SchedCandidate &Cand, SchedCandidate &TryCand);