Searched refs:TBL (Results 1 – 11 of 11) sorted by relevance
| /freebsd-14.2/usr.bin/column/ |
| H A D | column.c | 221 } TBL; typedef 227 TBL *t; in maketbl() 231 TBL *tbl; in maketbl() 235 if ((t = tbl = calloc(entries, sizeof(TBL))) == NULL) in maketbl()
|
| /freebsd-14.2/usr.bin/man/ |
| H A D | man.sh | 411 local EQN NROFF PIC TBL TROFF REFER VGRIND 449 for tool in EQN NROFF PIC TBL TROFF REFER VGRIND; do 475 t) pipeline="$pipeline | $TBL" ;; 483 pipeline="$TBL" 1091 TBL=tbl
|
| /freebsd-14.2/contrib/bmake/mk/ |
| H A D | doc.mk | 17 TBL?= tbl
|
| /freebsd-14.2/share/mk/ |
| H A D | bsd.doc.mk | 62 TBL?= tbl
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 335 TBL, enumerator
|
| H A D | AArch64SchedFalkorDetails.td | 957 def : InstRW<[FalkorWr_3VXVY_5cyc], (instregex "^TBL(v8i8Three|v16i8Two)$")>; 960 def : InstRW<[FalkorWr_4VXVY_6cyc], (instregex "^TBL(v8i8Four|v16i8Three)$")>;
|
| H A D | AArch64SchedCyclone.td | 611 // TBL,TBX are WriteV.
|
| H A D | AArch64ISelLowering.cpp | 2504 MAKE_CASE(AArch64ISD::TBL) in getTargetNodeName() 5206 return DAG.getNode(AArch64ISD::TBL, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 12434 SDValue TBL = DAG.getNode(AArch64ISD::TBL, DL, MVT::nxv2i64, V, ShuffleMask); in LowerDUPQLane() local 12435 return DAG.getNode(ISD::BITCAST, DL, VT, TBL); in LowerDUPQLane()
|
| H A D | AArch64InstrInfo.td | 876 def AArch64tbl : SDNode<"AArch64ISD::TBL", SDT_AArch64TBL>; 6087 // AdvSIMD TBL/TBX instructions 6090 defm TBL : SIMDTableLookup< 0, "tbl">;
|
| H A D | AArch64InstrFormats.td | 8091 // AdvSIMD TBL/TBX
|
| /freebsd-14.2/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | arm_sve.td | 1022 // Note: svdup_lane is implemented using the intrinsic for TBL to represent a
|