| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/MCTargetDesc/ |
| H A D | SystemZMCTargetDesc.cpp | 36 SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L, 37 SystemZ::R4L, SystemZ::R5L, SystemZ::R6L, SystemZ::R7L, 38 SystemZ::R8L, SystemZ::R9L, SystemZ::R10L, SystemZ::R11L, 39 SystemZ::R12L, SystemZ::R13L, SystemZ::R14L, SystemZ::R15L 43 SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H, 44 SystemZ::R4H, SystemZ::R5H, SystemZ::R6H, SystemZ::R7H, 45 SystemZ::R8H, SystemZ::R9H, SystemZ::R10H, SystemZ::R11H, 50 SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, 51 SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D, 107 SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, [all …]
|
| H A D | SystemZELFObjectWriter.cpp | 48 case SystemZ::FK_390_U8Imm: in getAbsoluteReloc() 49 case SystemZ::FK_390_S8Imm: in getAbsoluteReloc() 51 case SystemZ::FK_390_U12Imm: in getAbsoluteReloc() 54 case SystemZ::FK_390_U16Imm: in getAbsoluteReloc() 55 case SystemZ::FK_390_S16Imm: in getAbsoluteReloc() 57 case SystemZ::FK_390_S20Imm: in getAbsoluteReloc() 60 case SystemZ::FK_390_U32Imm: in getAbsoluteReloc() 61 case SystemZ::FK_390_S32Imm: in getAbsoluteReloc() 74 case SystemZ::FK_390_U16Imm: in getPCRelReloc() 75 case SystemZ::FK_390_S16Imm: in getPCRelReloc() [all …]
|
| H A D | SystemZMCAsmBackend.cpp | 58 case SystemZ::FK_390_PC12DBL: in extractBitsForFixup() 70 case SystemZ::FK_390_S8Imm: in extractBitsForFixup() 72 case SystemZ::FK_390_S16Imm: in extractBitsForFixup() 82 case SystemZ::FK_390_S32Imm: in extractBitsForFixup() 84 case SystemZ::FK_390_U1Imm: in extractBitsForFixup() 86 case SystemZ::FK_390_U2Imm: in extractBitsForFixup() 88 case SystemZ::FK_390_U3Imm: in extractBitsForFixup() 90 case SystemZ::FK_390_U4Imm: in extractBitsForFixup() 92 case SystemZ::FK_390_U8Imm: in extractBitsForFixup() 94 case SystemZ::FK_390_U12Imm: in extractBitsForFixup() [all …]
|
| H A D | SystemZMCCodeEmitter.cpp | 65 template <SystemZ::FixupKind Kind> 72 template <SystemZ::FixupKind Kind> 91 SystemZ::FK_390_PC16DBL, 2, false); in getPC16DBLEncoding() 97 SystemZ::FK_390_PC32DBL, 2, false); in getPC32DBLEncoding() 103 SystemZ::FK_390_PC16DBL, 2, true); in getPC16DBLTLSEncoding() 109 SystemZ::FK_390_PC32DBL, 2, true); in getPC32DBLTLSEncoding() 115 SystemZ::FK_390_PC12DBL, 1, false); in getPC12DBLBPPEncoding() 121 SystemZ::FK_390_PC16DBL, 4, false); in getPC16DBLBPPEncoding() 127 SystemZ::FK_390_PC24DBL, 3, false); in getPC24DBLBPPEncoding() 160 template <SystemZ::FixupKind Kind> [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 849 SystemZ::GR32BitRegClass.contains(SrcReg) ? SystemZ::TMLH : SystemZ::TMHH; in copyPhysReg() 1070 Opcode = (Opcode == SystemZ::AHI ? SystemZ::ASI : SystemZ::AGSI); in foldMemoryOperandImpl() 1086 Opcode = (Opcode == SystemZ::ALFI ? SystemZ::ALSI : SystemZ::ALGSI); in foldMemoryOperandImpl() 1101 Opcode = (Opcode == SystemZ::SLFI ? SystemZ::ALSI : SystemZ::ALGSI); in foldMemoryOperandImpl() 1482 expandRIEPseudo(MI, SystemZ::AHI, SystemZ::AHIK, SystemZ::AIH); in expandPostRAPseudo() 1701 case SystemZ::L: return SystemZ::LT; in getLoadAndTest() 1702 case SystemZ::LY: return SystemZ::LT; in getLoadAndTest() 1703 case SystemZ::LG: return SystemZ::LTG; in getLoadAndTest() 1704 case SystemZ::LGF: return SystemZ::LTGF; in getLoadAndTest() 1705 case SystemZ::LR: return SystemZ::LTR; in getLoadAndTest() [all …]
|
| H A D | SystemZShortenInst.cpp | 83 (SystemZ::GRH32BitRegClass.contains(Reg) ? SystemZ::subreg_h32 in shortenIIF() 86 (thisSubRegIdx == SystemZ::subreg_l32 ? SystemZ::subreg_h32 in shortenIIF() 217 case SystemZ::IILF: in processBlock() 218 Changed |= shortenIIF(MI, SystemZ::LLILL, SystemZ::LLILH); in processBlock() 221 case SystemZ::IIHF: in processBlock() 222 Changed |= shortenIIF(MI, SystemZ::LLIHL, SystemZ::LLIHH); in processBlock() 225 case SystemZ::WFADB: in processBlock() 229 case SystemZ::WFASB: in processBlock() 233 case SystemZ::WFDDB: in processBlock() 337 case SystemZ::VL32: in processBlock() [all …]
|
| H A D | SystemZCallingConv.cpp | 14 const MCPhysReg SystemZ::ELFArgGPRs[SystemZ::ELFNumArgGPRs] = { 15 SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R6D 18 const MCPhysReg SystemZ::ELFArgFPRs[SystemZ::ELFNumArgFPRs] = { 19 SystemZ::F0D, SystemZ::F2D, SystemZ::F4D, SystemZ::F6D 23 const MCPhysReg SystemZ::XPLINK64ArgGPRs[SystemZ::XPLINK64NumArgGPRs] = { 24 SystemZ::R1D, SystemZ::R2D, SystemZ::R3D 28 const MCPhysReg SystemZ::XPLINK64ArgFPRs[SystemZ::XPLINK64NumArgFPRs] = { 29 SystemZ::F0D, SystemZ::F2D, SystemZ::F4D, SystemZ::F6D
|
| H A D | SystemZFrameLowering.cpp | 51 {SystemZ::R4D, 0x00}, {SystemZ::R5D, 0x08}, {SystemZ::R6D, 0x10}, 52 {SystemZ::R7D, 0x18}, {SystemZ::R8D, 0x20}, {SystemZ::R9D, 0x28}, 53 {SystemZ::R10D, 0x30}, {SystemZ::R11D, 0x38}, {SystemZ::R12D, 0x40}, 54 {SystemZ::R13D, 0x48}, {SystemZ::R14D, 0x50}, {SystemZ::R15D, 0x58}}; 427 MIB.addReg(HasFP ? SystemZ::R11D : SystemZ::R15D); in restoreCalleeSavedRegisters() 650 BuildMI(MBB, MBBI, DL, ZII->get(SystemZ::LGR), SystemZ::R11D) in emitPrologue() 793 .addReg(SystemZ::R1D, RegState::Define).addReg(SystemZ::R15D); in inlineStackProbe() 807 BuildMI(*MBB, MBBI, DL, ZII->get(SystemZ::LGR), SystemZ::R0D) in inlineStackProbe() 823 .addReg(SystemZ::R15D).addReg(SystemZ::R0D); in inlineStackProbe() 837 .addReg(SystemZ::R1D, RegState::Kill).addReg(SystemZ::R15D) in inlineStackProbe() [all …]
|
| H A D | SystemZLongBranch.cpp | 234 case SystemZ::J: in describeTerminator() 238 case SystemZ::BRC: in describeTerminator() 409 case SystemZ::J: in relaxBranch() 412 case SystemZ::BRC: in relaxBranch() 415 case SystemZ::BRCT: in relaxBranch() 421 case SystemZ::CRJ: in relaxBranch() 424 case SystemZ::CGRJ: in relaxBranch() 427 case SystemZ::CIJ: in relaxBranch() 430 case SystemZ::CGIJ: in relaxBranch() 433 case SystemZ::CLRJ: in relaxBranch() [all …]
|
| H A D | SystemZElimCompare.cpp | 112 case SystemZ::LR: in preservesValueOf() 113 case SystemZ::LGR: in preservesValueOf() 115 case SystemZ::LTR: in preservesValueOf() 311 case SystemZ::AR: ConvOpc = SystemZ::ALR; break; in convertToLogical() 312 case SystemZ::ARK: ConvOpc = SystemZ::ALRK; break; in convertToLogical() 313 case SystemZ::AGR: ConvOpc = SystemZ::ALGR; break; in convertToLogical() 314 case SystemZ::AGRK: ConvOpc = SystemZ::ALGRK; break; in convertToLogical() 315 case SystemZ::A: ConvOpc = SystemZ::AL; break; in convertToLogical() 316 case SystemZ::AY: ConvOpc = SystemZ::ALY; break; in convertToLogical() 317 case SystemZ::AG: ConvOpc = SystemZ::ALG; break; in convertToLogical() [all …]
|
| H A D | SystemZAsmPrinter.cpp | 336 unsigned Op0 = LoadAddr ? SystemZ::LA : SystemZ::LG; in emitInstruction() 484 case SystemZ::GOT: in emitInstruction() 526 case SystemZ::VL: in emitInstruction() 531 case SystemZ::VST: in emitInstruction() 536 case SystemZ::VLM: in emitInstruction() 541 case SystemZ::VSTM: in emitInstruction() 546 case SystemZ::VL32: in emitInstruction() 550 case SystemZ::VL64: in emitInstruction() 562 case SystemZ::LFER: in emitInstruction() 569 case SystemZ::LEFR: in emitInstruction() [all …]
|
| H A D | SystemZTDC.cpp | 173 (SystemZ::TDCMASK_ZERO | in convertFCmp() 174 SystemZ::TDCMASK_NEGATIVE | in convertFCmp() 181 (SystemZ::TDCMASK_ZERO | in convertFCmp() 182 SystemZ::TDCMASK_POSITIVE | in convertFCmp() 192 (SystemZ::TDCMASK_ZERO | in convertFCmp() 193 SystemZ::TDCMASK_NEGATIVE | in convertFCmp() 199 (SystemZ::TDCMASK_ZERO | in convertFCmp() 200 SystemZ::TDCMASK_POSITIVE | in convertFCmp() 256 Mask = SystemZ::TDCMASK_PLUS; in convertICmp() 276 Mask &= SystemZ::TDCMASK_ALL; in convertICmp() [all …]
|
| H A D | SystemZRegisterInfo.cpp | 34 MO.getSubReg() == SystemZ::subreg_l32) in getRC32() 35 return &SystemZ::GR32BitRegClass; in getRC32() 39 return &SystemZ::GRH32BitRegClass; in getRC32() 44 return &SystemZ::GR32BitRegClass; in getRC32() 47 return &SystemZ::GRH32BitRegClass; in getRC32() 275 Reserved.set(SystemZ::A0); in getReservedRegs() 276 Reserved.set(SystemZ::A1); in getReservedRegs() 279 Reserved.set(SystemZ::FPC); in getReservedRegs() 327 OpcodeForOffset = SystemZ::LDE32; in eliminateFrameIndex() 443 if (RC == &SystemZ::CCRRegClass) in getCrossCopyRegClass() [all …]
|
| H A D | SystemZISelLowering.cpp | 1771 if (Reg == SystemZ::R6H || Reg == SystemZ::R6L || Reg == SystemZ::R6D) in canUseSiblingCall() 2314 CCValid = SystemZ::CCMASK_0 | SystemZ::CCMASK_3; in isIntrinsicWithCC() 2740 if (!SystemZ::isImmLL(Mask) && !SystemZ::isImmLH(Mask) && in getTestUnderMaskCond() 2741 !SystemZ::isImmHL(Mask) && !SystemZ::isImmHH(Mask)) in getTestUnderMaskCond() 2812 return SystemZ::CCMASK_TM_MIXED_MSB_0 ^ SystemZ::CCMASK_ANY; in getTestUnderMaskCond() 2816 return SystemZ::CCMASK_TM_MIXED_MSB_1 ^ SystemZ::CCMASK_ANY; in getTestUnderMaskCond() 8350 int HiOpcode = Unsigned? SystemZ::VECLG : SystemZ::VECG; in emitICmp128Hi() 9289 BuildMI(MBB, DL, TII->get(SystemZ::SLGFI), SystemZ::R15D) in emitProbedAlloca() 9292 BuildMI(MBB, DL, TII->get(SystemZ::CG)).addReg(SystemZ::R15D) in emitProbedAlloca() 9314 BuildMI(MBB, DL, TII->get(SystemZ::SLGR), SystemZ::R15D) in emitProbedAlloca() [all …]
|
| H A D | SystemZRegisterInfo.h | 23 namespace SystemZ { 36 if (SystemZ::GRH32BitRegClass.contains(Reg)) in isHighReg() 38 assert(SystemZ::GR32BitRegClass.contains(Reg) && "Invalid GRX32"); in isHighReg() 84 int getReturnFunctionAddressRegister() final { return SystemZ::R7D; }; in getReturnFunctionAddressRegister() 86 int getStackPointerRegister() final { return SystemZ::R4D; }; in getStackPointerRegister() 88 int getFramePointerRegister() final { return SystemZ::R8D; }; in getFramePointerRegister() 90 int getAddressOfCalleeRegister() { return SystemZ::R6D; }; in getAddressOfCalleeRegister() 92 int getADARegister() { return SystemZ::R5D; } in getADARegister() 113 int getStackPointerRegister() final { return SystemZ::R15D; }; in getStackPointerRegister() 115 int getFramePointerRegister() final { return SystemZ::R11D; }; in getFramePointerRegister() [all …]
|
| H A D | SystemZCallingConv.h | 18 namespace SystemZ { 121 Reg = State.AllocateReg(SystemZ::ELFArgGPRs); in CC_SystemZ_I128Indirect() 123 Reg = State.AllocateReg(SystemZ::XPLINK64ArgGPRs); in CC_SystemZ_I128Indirect() 149 State.AllocateReg(SystemZ::XPLINK64ArgGPRs); in CC_XPLINK64_Shadow_Reg() 153 State.AllocateReg(SystemZ::XPLINK64ArgGPRs); in CC_XPLINK64_Shadow_Reg() 154 State.AllocateReg(SystemZ::XPLINK64ArgGPRs); in CC_XPLINK64_Shadow_Reg() 160 if (State.isAllocated(SystemZ::XPLINK64ArgFPRs[I])) in CC_XPLINK64_Shadow_Reg() 161 State.AllocateReg(SystemZ::XPLINK64ArgFPRs[I + 1]); in CC_XPLINK64_Shadow_Reg() 178 State.AllocateReg(SystemZ::R1D); in CC_XPLINK64_Allocate128BitVararg() 180 bool AllocGPR2 = State.AllocateReg(SystemZ::R2D); in CC_XPLINK64_Allocate128BitVararg() [all …]
|
| H A D | SystemZCopyPhysRegs.cpp | 81 (SrcReg == SystemZ::CC || SystemZ::AR32BitRegClass.contains(SrcReg))) { in visitMBB() 82 Register Tmp = MRI->createVirtualRegister(&SystemZ::GR32BitRegClass); in visitMBB() 83 if (SrcReg == SystemZ::CC) in visitMBB() 84 BuildMI(MBB, MI, DL, TII->get(SystemZ::IPM), Tmp); in visitMBB() 86 BuildMI(MBB, MI, DL, TII->get(SystemZ::EAR), Tmp).addReg(SrcReg); in visitMBB() 91 SystemZ::AR32BitRegClass.contains(DstReg)) { in visitMBB() 92 Register Tmp = MRI->createVirtualRegister(&SystemZ::GR32BitRegClass); in visitMBB() 94 BuildMI(MBB, MBBI, DL, TII->get(SystemZ::SAR), DstReg).addReg(Tmp); in visitMBB()
|
| H A D | SystemZPostRewrite.cpp | 84 bool DestIsHigh = SystemZ::isHighReg(DestReg); in selectLOCRMux() 85 bool SrcIsHigh = SystemZ::isHighReg(SrcReg); in selectLOCRMux() 106 bool DestIsHigh = SystemZ::isHighReg(DestReg); in selectSELRMux() 107 bool Src1IsHigh = SystemZ::isHighReg(Src1Reg); in selectSELRMux() 116 TII->get(SystemZ::COPY), DestReg) in selectSELRMux() 123 TII->get(SystemZ::COPY), DestReg) in selectSELRMux() 186 BuildMI(&MBB, DL, TII->get(SystemZ::BRC)) in expandCondMove() 230 case SystemZ::LOCRMux: in selectMI() 231 selectLOCRMux(MBB, MBBI, NextMBBI, SystemZ::LOCR, SystemZ::LOCFHR); in selectMI() 233 case SystemZ::SELRMux: in selectMI() [all …]
|
| H A D | SystemZISelDAGToDAG.cpp | 1598 if (!SystemZ::isImmLF(Val) && !SystemZ::isImmHF(Val)) { in Select() 1891 if (CCMask == (CCValid & (SystemZ::CCMASK_1 | SystemZ::CCMASK_3))) in getIPMConversion() 1893 if (CCMask == (CCValid & (SystemZ::CCMASK_2 | SystemZ::CCMASK_3))) in getIPMConversion() 1906 if (CCMask == (CCValid & (SystemZ::CCMASK_0 | SystemZ::CCMASK_1))) in getIPMConversion() 1921 if (CCMask == (CCValid & (SystemZ::CCMASK_0 | SystemZ::CCMASK_2))) in getIPMConversion() 1926 if (CCMask == (CCValid & (SystemZ::CCMASK_1 | SystemZ::CCMASK_2))) in getIPMConversion() 1927 return IPMConversion(0, 1 << SystemZ::IPM_CC, SystemZ::IPM_CC + 1); in getIPMConversion() 1928 if (CCMask == (CCValid & (SystemZ::CCMASK_0 | SystemZ::CCMASK_3))) in getIPMConversion() 1929 return IPMConversion(0, -(1 << SystemZ::IPM_CC), SystemZ::IPM_CC + 1); in getIPMConversion() 1935 return IPMConversion(1 << SystemZ::IPM_CC, -(1 << SystemZ::IPM_CC), 31); in getIPMConversion() [all …]
|
| H A D | SystemZ.td | 1 //===-- SystemZ.td - Describe the SystemZ target machine -----*- tblgen -*-===// 16 // SystemZ subtarget features 22 // SystemZ subtarget scheduling models 28 // SystemZ supported processors 88 def SystemZ : Target {
|
| H A D | SystemZMachineFunctionInfo.h | 16 namespace SystemZ { 33 SystemZ::GPRRegs SpillGPRRegs; 34 SystemZ::GPRRegs RestoreGPRRegs; 63 SystemZ::GPRRegs getSpillGPRRegs() const { return SpillGPRRegs; } in getSpillGPRRegs() 73 SystemZ::GPRRegs getRestoreGPRRegs() const { return RestoreGPRRegs; } in getRestoreGPRRegs()
|
| H A D | SystemZLDCleanup.cpp | 95 case SystemZ::TLS_LDCALL: in VisitNode() 120 TII->get(TargetOpcode::COPY), SystemZ::R2D) in ReplaceTLSCall() 135 *TLSBaseAddrReg = RegInfo.createVirtualRegister(&SystemZ::GR64BitRegClass); in SetRegister() 141 .addReg(SystemZ::R2D); in SetRegister()
|
| H A D | SystemZOperands.td | 26 let EncoderMethod = "getImmOpValue<SystemZ::FK_390_"#asmop#">"; 328 SystemZ::isImmLL(uint32_t(~N->getZExtValue())); 333 SystemZ::isImmLH(uint32_t(~N->getZExtValue())); 427 SystemZ::isImmLL(uint64_t(~N->getZExtValue())); 432 SystemZ::isImmLH(uint64_t(~N->getZExtValue())); 437 SystemZ::isImmHL(uint64_t(~N->getZExtValue())); 442 SystemZ::isImmHH(uint64_t(~N->getZExtValue())); 459 SystemZ::isImmLF(uint64_t(~N->getZExtValue())); 464 SystemZ::isImmHF(uint64_t(~N->getZExtValue())); 470 SystemZ::isImmLH(uint64_t(-N->getZExtValue())); [all …]
|
| /freebsd-14.2/contrib/llvm-project/lld/ELF/Arch/ |
| H A D | SystemZ.cpp | 24 class SystemZ : public TargetInfo { class 26 SystemZ(); 54 SystemZ::SystemZ() { in SystemZ() function in SystemZ 83 RelExpr SystemZ::getRelExpr(RelType type, const Symbol &s, in getRelExpr() 179 void SystemZ::writeGotHeader(uint8_t *buf) const { in writeGotHeader() 194 void SystemZ::writePltHeader(uint8_t *buf) const { in writePltHeader() 217 void SystemZ::writePlt(uint8_t *buf, const Symbol &sym, in writePlt() 270 RelType SystemZ::getDynRel(RelType type) const { in getDynRel() 282 int SystemZ::getTlsGdRelaxSkip(RelType type) const { in getTlsGdRelaxSkip() 436 bool SystemZ::relaxOnce(int pass) const { in relaxOnce() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/ |
| H A D | SystemZAsmParser.cpp | 637 { "e", SystemZ::InsnE, 1, 639 { "ri", SystemZ::InsnRI, 3, 641 { "rie", SystemZ::InsnRIE, 4, 643 { "ril", SystemZ::InsnRIL, 3, 647 { "ris", SystemZ::InsnRIS, 5, 649 { "rr", SystemZ::InsnRR, 3, 657 { "rs", SystemZ::InsnRS, 4, 665 { "rx", SystemZ::InsnRX, 3, 673 { "s", SystemZ::InsnS, 2, 675 { "si", SystemZ::InsnSI, 3, [all …]
|