| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUPromoteAlloca.cpp | 421 Value *SubVec = PoisonValue::get(SubVecTy); in promoteAllocaUserToVector() local 425 SubVec = Builder.CreateInsertElement( in promoteAllocaUserToVector() 426 SubVec, Builder.CreateExtractElement(CurVal, CurIdx), K); in promoteAllocaUserToVector() 430 SubVec = CreateTempPtrIntCast(SubVec, AccessTy); in promoteAllocaUserToVector() 432 SubVec = CreateTempPtrIntCast(SubVec, SubVecTy); in promoteAllocaUserToVector() 434 SubVec = Builder.CreateBitOrPointerCast(SubVec, AccessTy); in promoteAllocaUserToVector() 435 Inst->replaceAllUsesWith(SubVec); in promoteAllocaUserToVector()
|
| H A D | SIISelLowering.cpp | 6982 SDValue SubVec = DAG.getNode(ISD::EXTRACT_SUBVECTOR, SL, in lowerVECTOR_SHUFFLE() local 6985 Pieces.push_back(SubVec); in lowerVECTOR_SHUFFLE()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 4726 SubVec = convertFromScalableVector(OneRegVT, SubVec, DAG, Subtarget); in lowerShuffleViaVRegSplitting() 4727 SubVec = DAG.getVectorShuffle(OneRegVT, DL, SubVec, SubVec, SrcSubMask); in lowerShuffleViaVRegSplitting() 4728 SubVec = convertToScalableVector(M1VT, SubVec, DAG, Subtarget); in lowerShuffleViaVRegSplitting() 9374 SubVec = DAG.getBitcast(SubVecVT, SubVec); in lowerINSERT_SUBVECTOR() 9383 SubVec = DAG.getNode(ISD::ZERO_EXTEND, DL, ExtSubVecVT, SubVec); in lowerINSERT_SUBVECTOR() 9409 SubVec = convertFromScalableVector(VecVT, SubVec, DAG, Subtarget); in lowerINSERT_SUBVECTOR() 9431 SubVec = in lowerINSERT_SUBVECTOR() 9435 SubVec = getVSlideup(DAG, Subtarget, DL, ContainerVT, Vec, SubVec, in lowerINSERT_SUBVECTOR() 9440 SubVec = convertFromScalableVector(VecVT, SubVec, DAG, Subtarget); in lowerINSERT_SUBVECTOR() 9505 SubVec = getVSlideup(DAG, Subtarget, DL, InterSubVT, AlignedExtract, SubVec, in lowerINSERT_SUBVECTOR() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 1456 SDValue SubVec = N->getOperand(1); in SplitVecRes_INSERT_SUBVECTOR() local 1463 EVT SubVecVT = SubVec.getValueType(); in SplitVecRes_INSERT_SUBVECTOR() 1473 Lo = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, LoVT, Lo, SubVec, Idx); in SplitVecRes_INSERT_SUBVECTOR() 1481 Hi = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, Hi.getValueType(), Hi, SubVec, in SplitVecRes_INSERT_SUBVECTOR() 1502 Store = DAG.getStore(Store, dl, SubVec, SubVecPtr, in SplitVecRes_INSERT_SUBVECTOR() 3277 SDValue SubVec = N->getOperand(1); in SplitVecOp_INSERT_SUBVECTOR() local 3282 GetSplitVector(SubVec, Lo, Hi); in SplitVecOp_INSERT_SUBVECTOR() 6415 SDValue SubVec = N->getOperand(1); in WidenVecOp_INSERT_SUBVECTOR() local 6419 SubVec = GetWidenedVector(SubVec); in WidenVecOp_INSERT_SUBVECTOR() 6421 EVT SubVT = SubVec.getValueType(); in WidenVecOp_INSERT_SUBVECTOR() [all …]
|
| H A D | LegalizeIntegerTypes.cpp | 5642 SDValue SubVec = N->getOperand(1); in PromoteIntRes_INSERT_SUBVECTOR() local 5645 EVT SubVecVT = SubVec.getValueType(); in PromoteIntRes_INSERT_SUBVECTOR() 5651 SubVec = DAG.getNode(ISD::ANY_EXTEND, dl, NSubVT, SubVec); in PromoteIntRes_INSERT_SUBVECTOR() 5653 return DAG.getNode(ISD::INSERT_SUBVECTOR, dl, NOutVT, Vec, SubVec, Idx); in PromoteIntRes_INSERT_SUBVECTOR()
|
| H A D | DAGCombiner.cpp | 21563 SDValue SubVec = InsertVal.getOperand(0); in combineInsertEltToShuffle() local 21565 EVT SubVecVT = SubVec.getValueType(); in combineInsertEltToShuffle() 21598 ConcatOps[0] = SubVec; in combineInsertEltToShuffle() 25597 for (int SubVec = 0; SubVec != NumSubVecs; ++SubVec) { in visitVECTOR_SHUFFLE() local 25605 NumElts + (SubVec * NumSubElts)); in visitVECTOR_SHUFFLE() 25620 RHS.getOperand(SubVec), in visitVECTOR_SHUFFLE()
|
| H A D | SelectionDAGBuilder.cpp | 7673 SDValue SubVec = getValue(I.getOperand(1)); in visitIntrinsicCall() local 7683 setValue(&I, DAG.getNode(ISD::INSERT_SUBVECTOR, sdl, ResultVT, Vec, SubVec, in visitIntrinsicCall()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 4248 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() 4258 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() 4264 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() 4267 SubVec = DAG.getNode(X86ISD::KSHIFTR, dl, WideOpVT, SubVec, in insert1BitVector() 4275 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() 4314 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() 4316 SubVec = DAG.getNode(X86ISD::KSHIFTR, dl, WideOpVT, SubVec, in insert1BitVector() 4325 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() 4327 SubVec = DAG.getNode(X86ISD::KSHIFTR, dl, WideOpVT, SubVec, in insert1BitVector() 4346 SubVec = DAG.getNode(ISD::OR, dl, WideOpVT, SubVec, Vec); in insert1BitVector() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCalls.cpp | 3016 Value *SubVec = II->getArgOperand(1); in visitCallInst() local 3020 auto *SubVecTy = dyn_cast<FixedVectorType>(SubVec->getType()); in visitCallInst() 3032 return replaceInstUsesWith(CI, SubVec); in visitCallInst() 3045 Value *WidenShuffle = Builder.CreateShuffleVector(SubVec, WidenMask); in visitCallInst()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | IRBuilder.h | 1039 CallInst *CreateInsertVector(Type *DstType, Value *SrcVec, Value *SubVec, 1042 {DstType, SubVec->getType()}, {SrcVec, SubVec, Idx},
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9261 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR() 9263 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR() 9276 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR() 15639 SDValue SubVec = N->getOperand(1); in PerformInsertSubvectorCombine() local 15642 EVT SubVT = SubVec.getValueType(); in PerformInsertSubvectorCombine() 15666 Lo = SubVec; in PerformInsertSubvectorCombine() 15672 Hi = SubVec; in PerformInsertSubvectorCombine() 21751 SubVec, in lowerInterleavedLoad() 21754 SubVecs[SV].push_back(SubVec); in lowerInterleavedLoad() 21763 auto &SubVec = SubVecs[SVI]; in lowerInterleavedLoad() local [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 15741 Value *SubVec = Builder.CreateExtractValue(LdN, Index); in lowerInterleavedLoad() local 15744 SubVec = Builder.CreateExtractVector( in lowerInterleavedLoad() 15745 FVTy, SubVec, in lowerInterleavedLoad() 15750 SubVec = Builder.CreateIntToPtr( in lowerInterleavedLoad() 15754 SubVecs[SVI].push_back(SubVec); in lowerInterleavedLoad() 15763 auto &SubVec = SubVecs[SVI]; in lowerInterleavedLoad() local 15765 SubVec.size() > 1 ? concatenateVectors(Builder, SubVec) : SubVec[0]; in lowerInterleavedLoad() 18395 SDValue SubVec = N->getOperand(1); in performInsertSubvectorCombine() local 18398 EVT SubVT = SubVec.getValueType(); in performInsertSubvectorCombine() 18421 Lo = SubVec; in performInsertSubvectorCombine() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 10276 Value *SubVec; in adjustExtracts() local 10278 SubVec = createShuffle(Bases.front(), Bases.back(), SubMask); in adjustExtracts() 10281 SubVec = Bases.front(); in adjustExtracts() 10284 Vec = SubVec; in adjustExtracts() 10297 if (Vec->getType() != SubVec->getType()) { in adjustExtracts() 10299 cast<FixedVectorType>(SubVec->getType())->getNumElements(); in adjustExtracts() 10307 Vec = createShuffle(Vec, SubVec, VecMask); in adjustExtracts()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/IR/ |
| H A D | Verifier.cpp | 5896 Value *SubVec = Call.getArgOperand(1); in visitIntrinsicCall() local 5901 VectorType *SubVecTy = cast<VectorType>(SubVec->getType()); in visitIntrinsicCall()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 6811 Value *SubVec = Args[1]; in simplifyIntrinsic() local 6819 if (match(SubVec, in simplifyIntrinsic()
|