Home
last modified time | relevance | path

Searched refs:Sub (Results 1 – 25 of 322) sorted by relevance

12345678910>>...13

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonExpandCondsets.cpp185 return Reg == RR.Reg && Sub == RR.Sub; in operator ==()
189 return Reg < RR.Reg || (Reg == RR.Reg && Sub < RR.Sub); in operator <()
193 unsigned Sub; member
264 switch (Sub) { in INITIALIZE_PASS_DEPENDENCY()
293 return Sub != 0 ? TRI->getSubRegIndexLaneMask(Sub) in getLaneMask()
614 MCRegister PhysS = (RS.Sub == 0) ? PhysR : TRI->getSubReg(PhysR, RS.Sub); in getCondTfrOpcode()
801 if (RR.Sub == RD.Sub) in getReachingDefForPred()
803 if (RR.Sub == 0 || RD.Sub == 0) in getReachingDefForPred()
947 Op.setSubReg(RN.Sub); in renameInRange()
1033 RR.Sub = 0; in predicate()
[all …]
H A DHexagonBitSimplify.cpp438 if (RR.Sub == 0) { in getSubregMask()
450 if (RR.Sub == Hexagon::isub_hi || RR.Sub == Hexagon::vsub_hi) in getSubregMask()
930 if (RR.Sub == 0) in getFinalVRegClass()
1596 Out.Sub = 0; in findMatch()
1745 Changed = HBS::replaceSubWithSub(RD.Reg, Sub, RS.Reg, RS.Sub, MRI); in propagateRegCopy()
1877 unsigned Sub = 0; in matchHalf() local
1900 RH.Sub = Sub; in matchHalf()
1904 RH.Sub = 0; in matchHalf()
1929 if (H1.Reg != L1.Reg || H1.Sub != L1.Sub || H1.Low || !L1.Low) in matchPackhl()
1931 if (H2.Reg != L2.Reg || H2.Sub != L2.Sub || H2.Low || !L2.Low) in matchPackhl()
[all …]
H A DBitTracker.cpp344 (RR.Sub == 0) ? RR.Reg.asMCReg() : TRI.getSubReg(RR.Reg, RR.Sub); in getRegBitWidth()
366 if (!RR.Sub) in getCell()
368 BitMask M = mask(RR.Reg, RR.Sub); in getCell()
382 assert(RR.Sub == 0 && "Unexpected sub-register in definition"); in putCell()
726 assert(RD.Sub == 0); in evaluate()
746 assert(RD.Sub == 0); in evaluate()
828 dbgs() << " input reg: " << printReg(RU.Reg, &ME.TRI, RU.Sub) in visitPHI()
857 dbgs() << " input reg: " << printReg(RU.Reg, &ME.TRI, RU.Sub) in visitNonBranch()
875 assert(RD.Sub == 0 && "Unexpected sub-register in definition"); in visitNonBranch()
1002 BitMask OM = ME.mask(OldRR.Reg, OldRR.Sub); in subst()
[all …]
H A DHexagonBlockRanges.h37 unsigned Sub; member
40 return Reg < R.Reg || (Reg == R.Reg && Sub < R.Sub);
/freebsd-14.2/contrib/llvm-project/llvm/lib/MC/MCDisassembler/
H A DMCExternalSymbolizer.cpp96 const MCExpr *Sub = nullptr; in tryAddingSymbolicOperand() local
101 Sub = MCSymbolRefExpr::create(Sym, Ctx); in tryAddingSymbolicOperand()
103 Sub = MCConstantExpr::create((int)SymbolicOp.SubtractSymbol.Value, Ctx); in tryAddingSymbolicOperand()
112 if (Sub) { in tryAddingSymbolicOperand()
115 LHS = MCBinaryExpr::createSub(Add, Sub, Ctx); in tryAddingSymbolicOperand()
117 LHS = MCUnaryExpr::createMinus(Sub, Ctx); in tryAddingSymbolicOperand()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/
H A DAArch64ExternalSymbolizer.cpp184 const MCExpr *Sub = nullptr; in tryAddingSymbolicOperand() local
189 Sub = MCSymbolRefExpr::create(Sym, Ctx); in tryAddingSymbolicOperand()
191 Sub = MCConstantExpr::create(SymbolicOp.SubtractSymbol.Value, Ctx); in tryAddingSymbolicOperand()
200 if (Sub) { in tryAddingSymbolicOperand()
203 LHS = MCBinaryExpr::createSub(Add, Sub, Ctx); in tryAddingSymbolicOperand()
205 LHS = MCUnaryExpr::createMinus(Sub, Ctx); in tryAddingSymbolicOperand()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Support/
H A DCommandLine.cpp258 SubCommand &Sub = *SC; in removeOption() local
259 auto End = Sub.OptionsMap.end(); in removeOption()
263 Sub.OptionsMap.erase(I); in removeOption()
275 for (auto *Opt = Sub.SinkOpts.begin(); Opt != Sub.SinkOpts.end(); ++Opt) { in removeOption()
277 Sub.SinkOpts.erase(Opt); in removeOption()
282 Sub.ConsumeAfterOpt = nullptr; in removeOption()
290 return (!Sub.OptionsMap.empty() || !Sub.PositionalOpts.empty() || in hasOptions()
312 SubCommand &Sub = *SC; in updateArgStr() local
513 if (I == Sub.OptionsMap.end()) in LookupOption()
2754 assert(Subs.contains(&Sub)); in getRegisteredOptions()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/MC/
H A DMCRegisterInfo.cpp38 for (MCPhysReg Sub : subregs(Reg)) { in getSubReg() local
40 return Sub; in getSubReg()
52 for (MCPhysReg Sub : subregs(Reg)) { in getSubRegIndex() local
53 if (Sub == SubReg) in getSubRegIndex()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DDivRemPairs.cpp334 Instruction *Sub = BinaryOperator::CreateSub(X, Mul); in optimizeDivRem() local
369 Sub->insertAfter(Mul); in optimizeDivRem()
388 Sub->setOperand(0, FrX); in optimizeDivRem()
400 Sub->setName(RemInst->getName() + ".decomposed"); in optimizeDivRem()
403 RemInst = Sub; in optimizeDivRem()
405 OrigRemInst->replaceAllUsesWith(Sub); in optimizeDivRem()
H A DReassociate.cpp1064 if (match(Sub, m_Neg(m_Value())) || match(Sub, m_FNeg(m_Value()))) in ShouldBreakUpSubtract()
1073 Value *V0 = Sub->getOperand(0); in ShouldBreakUpSubtract()
1077 Value *V1 = Sub->getOperand(1); in ShouldBreakUpSubtract()
1081 Value *VB = Sub->user_back(); in ShouldBreakUpSubtract()
1082 if (Sub->hasOneUse() && in ShouldBreakUpSubtract()
1099 Value *NegVal = NegateValue(Sub->getOperand(1), Sub, ToRedo); in BreakUpSubtract()
1100 BinaryOperator *New = CreateAdd(Sub->getOperand(0), NegVal, "", Sub, Sub); in BreakUpSubtract()
1101 Sub->setOperand(0, Constant::getNullValue(Sub->getType())); // Drop use of op. in BreakUpSubtract()
1102 Sub->setOperand(1, Constant::getNullValue(Sub->getType())); // Drop use of op. in BreakUpSubtract()
1103 New->takeName(Sub); in BreakUpSubtract()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DCalcSpillWeights.cpp51 unsigned Sub, HSub; in copyHint() local
54 Sub = MI->getOperand(0).getSubReg(); in copyHint()
58 Sub = MI->getOperand(1).getSubReg(); in copyHint()
67 return Sub == HSub ? HReg : Register(); in copyHint()
75 if (Sub) in copyHint()
76 return TRI.getMatchingSuperReg(CopiedPReg, Sub, RC); in copyHint()
/freebsd-14.2/sys/contrib/device-tree/Bindings/sound/
H A Dsamsung,midas-audio.yaml47 on the board: HP, SPK, Main Mic, Sub Mic, Headset Mic.
53 description: Supply for the micbias on the Sub microphone
101 "IN1RP", "Sub Mic",
102 "IN1LP", "Sub Mic";
H A Domap-abe-twl6040.txt28 * Sub Handset Mic
85 "SUBMIC", "Sub Handset Mic",
86 "Sub Handset Mic", "Main Mic Bias",
H A Domap-twl4030.txt25 * Sub Mic
53 * Mic Bias 2 /* Used for Sub Mic or Digimic1 */
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DMVETailPredication.cpp331 const SCEV *Sub = SE->getMinusSCEV(SE->getBackedgeTakenCount(L), Div); in IsSafeActiveMask() local
332 LLVM_DEBUG(dbgs() << "ARM TP: - Sub = "; Sub->dump()); in IsSafeActiveMask()
337 Sub = SE->applyLoopGuards(Sub, L); in IsSafeActiveMask()
338 LLVM_DEBUG(dbgs() << "ARM TP: - (Guarded) = "; Sub->dump()); in IsSafeActiveMask()
340 if (!Sub->isZero()) { in IsSafeActiveMask()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCSectionGOFF.h32 MCSectionGOFF(StringRef Name, SectionKind K, MCSection *P, const MCExpr *Sub) in MCSectionGOFF() argument
33 : MCSection(SV_GOFF, Name, K, nullptr), Parent(P), SubsectionId(Sub) {} in MCSectionGOFF()
/freebsd-14.2/sys/contrib/device-tree/Bindings/phy/
H A Dbrcm-sata-phy.txt20 Sub-nodes:
23 Sub-nodes required properties:
27 Sub-nodes optional properties:
H A Dberlin-sata-phy.txt14 Sub-nodes:
17 Sub-nodes required properties:
H A Dphy-cadence-sierra.txt28 Sub-nodes:
33 Sub-node required properties:
41 Sub-node optional properties:
H A Drockchip-usb-phy.txt15 Sub-nodes:
18 Sub-nodes
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86DynAllocaExpander.cpp44 enum Lowering { TouchAndSub, Sub, Probe }; enumerator
105 return Sub; in getLowering()
161 case Sub: in computeLowerings()
234 case Sub: in lower()
H A DX86PartialReduction.cpp242 auto *Sub = dyn_cast<BinaryOperator>(LHS); in trySADReplacement() local
243 if (!Sub || Sub->getOpcode() != Instruction::Sub) in trySADReplacement()
258 Value *Op0 = getZeroExtendedVal(Sub->getOperand(0)); in trySADReplacement()
259 Value *Op1 = getZeroExtendedVal(Sub->getOperand(1)); in trySADReplacement()
/freebsd-14.2/sys/contrib/device-tree/Bindings/net/
H A Dmarvell-pxa168.txt18 Sub-nodes:
21 Sub-nodes required properties:
/freebsd-14.2/sys/contrib/device-tree/Bindings/clock/
H A Dqcom,kpss-gcc.yaml7 title: Krait Processor Sub-system (KPSS) Global Clock Controller (GCC)
13 Krait Processor Sub-system (KPSS) Global Clock Controller (GCC). Used
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.cpp304 MachineInstr *Sub = nullptr; in optimizeCompareInstr() local
332 Sub = &*I; in optimizeCompareInstr()
342 if (!MI && !Sub) in optimizeCompareInstr()
347 MI = Sub; in optimizeCompareInstr()
375 if (Sub) { in optimizeCompareInstr()
383 if (SrcReg2 != 0 && Sub->getOperand(1).getReg() == SrcReg2 && in optimizeCompareInstr()
384 Sub->getOperand(2).getReg() == SrcReg) { in optimizeCompareInstr()

12345678910>>...13