Searched refs:SplitF64 (Results 1 – 4 of 4) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 46 SplitF64, enumerator
|
| H A D | RISCVInstrInfoD.td | 26 def RISCVSplitF64 : SDNode<"RISCVISD::SplitF64", SDT_RISCVSplitF64>;
|
| H A D | RISCVISelLowering.cpp | 11797 SDValue NewReg = DAG.getNode(RISCVISD::SplitF64, DL, in ReplaceNodeResults()
15152 case RISCVISD::SplitF64: { in PerformDAGCombine()
15183 DAG.getNode(RISCVISD::SplitF64, DL, DAG.getVTList(MVT::i32, MVT::i32), in PerformDAGCombine()
18395 SDValue SplitF64 = DAG.getNode( in LowerCall() local
18396 RISCVISD::SplitF64, DL, DAG.getVTList(MVT::i32, MVT::i32), ArgValue); in LowerCall()
18397 SDValue Lo = SplitF64.getValue(0); in LowerCall()
18398 SDValue Hi = SplitF64.getValue(1); in LowerCall()
18670 SDValue SplitF64 = DAG.getNode(RISCVISD::SplitF64, DL, in LowerReturn() local
18672 SDValue Lo = SplitF64.getValue(0); in LowerReturn()
18673 SDValue Hi = SplitF64.getValue(1); in LowerReturn()
[all …]
|
| H A D | RISCVISelDAGToDAG.cpp | 952 case RISCVISD::SplitF64: { in Select()
|