Searched refs:SpillToPhysVGPRLane (Results 1 – 4 of 4) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.h | 157 bool SpillToPhysVGPRLane = false) const; 162 bool SpillToPhysVGPRLane = false) const; 175 bool SpillToPhysVGPRLane = false) const;
|
| H A D | SIMachineFunctionInfo.cpp | 394 MachineFunction &MF, int FI, bool SpillToPhysVGPRLane, in allocateSGPRSpillToVGPRLane() argument 397 SpillToPhysVGPRLane ? SGPRSpillsToPhysicalVGPRLanes[FI] in allocateSGPRSpillToVGPRLane() 418 unsigned &NumSpillLanes = SpillToPhysVGPRLane ? NumPhysicalVGPRSpillLanes in allocateSGPRSpillToVGPRLane() 424 bool Allocated = SpillToPhysVGPRLane in allocateSGPRSpillToVGPRLane()
|
| H A D | SIRegisterInfo.cpp | 1755 bool SpillToPhysVGPRLane) const { in spillSGPR() 1759 SpillToPhysVGPRLane ? SB.MFI.getSGPRSpillToPhysicalVGPRLanes(Index) in spillSGPR() 1878 bool SpillToPhysVGPRLane) const { in restoreSGPR() 1882 SpillToPhysVGPRLane ? SB.MFI.getSGPRSpillToPhysicalVGPRLanes(Index) in restoreSGPR() 2029 SlotIndexes *Indexes, LiveIntervals *LIS, bool SpillToPhysVGPRLane) const { in eliminateSGPRToVGPRSpillFrameIndex() 2045 return spillSGPR(MI, FI, RS, Indexes, LIS, true, SpillToPhysVGPRLane); in eliminateSGPRToVGPRSpillFrameIndex() 2060 return restoreSGPR(MI, FI, RS, Indexes, LIS, true, SpillToPhysVGPRLane); in eliminateSGPRToVGPRSpillFrameIndex()
|
| H A D | SIMachineFunctionInfo.h | 712 bool SpillToPhysVGPRLane = false,
|