Home
last modified time | relevance | path

Searched refs:SmallVT (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp599 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), SmallVTBits); in ShrinkDemandedOp() local
600 if (TLI.isTruncateFree(VT, SmallVT) && TLI.isZExtFree(SmallVT, VT)) { in ShrinkDemandedOp()
603 Op.getOpcode(), dl, SmallVT, in ShrinkDemandedOp()
604 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(0)), in ShrinkDemandedOp()
605 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(1))); in ShrinkDemandedOp()
H A DLegalizeIntegerTypes.cpp1653 EVT SmallVT = LHS.getValueType(); in PromoteIntRes_XMULO() local
1675 unsigned Shift = SmallVT.getScalarSizeInBits(); in PromoteIntRes_XMULO()
1685 Mul, DAG.getValueType(SmallVT)); in PromoteIntRes_XMULO()
H A DDAGCombiner.cpp10632 EVT SmallVT = N0.getOperand(0).getValueType(); in visitSRL() local
10633 unsigned BitSize = SmallVT.getScalarSizeInBits(); in visitSRL()
10637 if (!LegalTypes || TLI.isTypeDesirableForOp(ISD::SRL, SmallVT)) { in visitSRL()
10640 SDValue SmallShift = DAG.getNode(ISD::SRL, DL0, SmallVT, in visitSRL()
10643 getShiftAmountTy(SmallVT))); in visitSRL()
24564 EVT SmallVT = V.getOperand(1).getValueType(); in visitEXTRACT_SUBVECTOR() local
24565 if (!NVT.bitsEq(SmallVT)) in visitEXTRACT_SUBVECTOR()
24574 if (InsIdx * SmallVT.getScalarSizeInBits() == in visitEXTRACT_SUBVECTOR()
H A DSelectionDAGBuilder.cpp9878 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), Bits); in lowerRangeToAssertZExt() local
9883 DAG.getValueType(SmallVT)); in lowerRangeToAssertZExt()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp5132 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), WidthVal); in PerformDAGCombine() local
5141 DAG.getValueType(SmallVT)); in PerformDAGCombine()
5144 return DAG.getZeroExtendInReg(BitsFrom, DL, SmallVT); in PerformDAGCombine()
H A DSIISelLowering.cpp7954 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), llvm::bit_width(MaxID)); in lowerWorkitemID() local
7956 DAG.getValueType(SmallVT)); in lowerWorkitemID()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp1013 for (auto SmallVT : SmallerVTs) { in RISCVTargetLowering() local
1014 setTruncStoreAction(VT, SmallVT, Expand); in RISCVTargetLowering()
1015 setLoadExtAction(ISD::EXTLOAD, VT, SmallVT, Expand); in RISCVTargetLowering()