Searched refs:ShiftC (Results 1 – 9 of 9) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 2275 const APInt *ShiftC; in visitAnd() local 2276 if (match(Op0, m_OneUse(m_SExt(m_AShr(m_Value(X), m_APInt(ShiftC))))) && in visitAnd() 2277 ShiftC->ult(Width)) { in visitAnd() 2278 if (*C == APInt::getLowBitsSet(Width, Width - ShiftC->getZExtValue())) { in visitAnd() 2282 Constant *ShAmtC = ConstantInt::get(Ty, ShiftC->zext(Width)); in visitAnd() 2289 if (match(Op0, m_AShr(m_Value(X), m_APInt(ShiftC))) && ShiftC->ult(Width) && in visitAnd() 2290 C->isMask(Width - ShiftC->getZExtValue())) in visitAnd() 2291 return BinaryOperator::CreateLShr(X, ConstantInt::get(Ty, *ShiftC)); in visitAnd() 2391 match(Op0, m_OneUse(m_LogicalShift(m_Power2(ShiftC), m_Value(X))))) { in visitAnd() 2392 int Log2ShiftC = ShiftC->exactLogBase2(); in visitAnd()
|
| H A D | InstCombineSimplifyDemanded.cpp | 616 Constant *ShiftC = ConstantInt::get(VTy, CTZ); in SimplifyDemandedUseBits() local 617 Instruction *Shl = BinaryOperator::CreateShl(I->getOperand(0), ShiftC); in SimplifyDemandedUseBits()
|
| H A D | InstCombineCompares.cpp | 1625 const APInt *ShiftC; in foldICmpXorShiftConst() local 1627 m_AShr(m_Deferred(X), m_APInt(ShiftC)))))) in foldICmpXorShiftConst() 1629 uint64_t Shift = ShiftC->getLimitedValue(); in foldICmpXorShiftConst()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 5954 SDValue ShiftC = CurDAG->getTargetConstant(ShiftAmt, dl, MVT::i64); in Select() local 5957 N0.getOperand(0), ShiftC), in Select()
|
| H A D | X86ISelLowering.cpp | 47114 auto *ShiftC = dyn_cast<ConstantSDNode>(N1); in combineShiftRightLogical() local 47116 if (!ShiftC || !AndC) in combineShiftRightLogical() 47131 APInt NewMaskVal = MaskVal.lshr(ShiftC->getAPIntValue()); in combineShiftRightLogical()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 1600 if (ConstantSDNode *ShiftC = in SimplifyDemandedBits() local 1604 if (ShiftC->getAPIntValue().ult(BitWidth)) { in SimplifyDemandedBits() 1605 uint64_t ShiftAmt = ShiftC->getZExtValue(); in SimplifyDemandedBits()
|
| H A D | DAGCombiner.cpp | 10427 SDValue ShiftC = in visitSRA() local 10433 Add = DAG.getNode(ISD::ADD, DL, TruncVT, Trunc, ShiftC); in visitSRA() 10435 Add = DAG.getNode(ISD::SUB, DL, TruncVT, ShiftC, Trunc); in visitSRA() 14402 SDValue ShiftC = DAG.getConstant(ShAmt, DL, VT); in reduceLoadWidth() local 14403 Result = DAG.getNode(ISD::SHL, DL, VT, Result, ShiftC); in reduceLoadWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 13843 auto *ShiftC = dyn_cast<ConstantSDNode>(N->getOperand(0).getOperand(1)); in isDesirableToCommuteXorWithShift() local 13844 if (XorC && ShiftC) { in isDesirableToCommuteXorWithShift() 13847 unsigned ShiftAmt = ShiftC->getZExtValue(); in isDesirableToCommuteXorWithShift()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 16401 auto *ShiftC = dyn_cast<ConstantSDNode>(N->getOperand(0).getOperand(1)); in isDesirableToCommuteXorWithShift() local 16402 if (XorC && ShiftC) { in isDesirableToCommuteXorWithShift() 16405 unsigned ShiftAmt = ShiftC->getZExtValue(); in isDesirableToCommuteXorWithShift()
|