Home
last modified time | relevance | path

Searched refs:SXTW (Results 1 – 9 of 9) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64AddressingModes.h47 SXTW, enumerator
66 case AArch64_AM::SXTW: return "sxtw"; in getShiftExtendName()
133 case 6: return AArch64_AM::SXTW; in getExtendType()
160 case AArch64_AM::SXTW: return 6; break; in getExtendEncoding()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64RegisterInfo.td1492 // SXTW(8|16|32|64)
1493 def ZPR#RegWidth#AsmOpndExtSXTW8Only : ZPRExtendAsmOperand<"SXTW", RegWidth, 8, 0b1>;
1494 def ZPR#RegWidth#AsmOpndExtSXTW8 : ZPRExtendAsmOperand<"SXTW", RegWidth, 8>;
1495 def ZPR#RegWidth#AsmOpndExtSXTW16 : ZPRExtendAsmOperand<"SXTW", RegWidth, 16>;
1496 def ZPR#RegWidth#AsmOpndExtSXTW32 : ZPRExtendAsmOperand<"SXTW", RegWidth, 32>;
1497 def ZPR#RegWidth#AsmOpndExtSXTW64 : ZPRExtendAsmOperand<"SXTW", RegWidth, 64>;
1499 …def ZPR#RegWidth#ExtSXTW8Only : ZPRExtendRegisterOperand<0b1, 0b0, "SXTW", RegWidth, 8, "On…
1500 def ZPR#RegWidth#ExtSXTW8 : ZPRExtendRegisterOperand<0b1, 0b0, "SXTW", RegWidth, 8>;
1501 def ZPR#RegWidth#ExtSXTW16 : ZPRExtendRegisterOperand<0b1, 0b0, "SXTW", RegWidth, 16>;
1502 def ZPR#RegWidth#ExtSXTW32 : ZPRExtendRegisterOperand<0b1, 0b0, "SXTW", RegWidth, 32>;
[all …]
H A DAArch64SchedPredicates.td24 def CheckExtSXTW : CheckImmOperand_s<3, "AArch64_AM::SXTW">;
44 def CheckMemExtSXTW : CheckImmOperand_s<3, "AArch64_AM::SXTW">;
H A DAArch64FastISel.cpp762 Addr.setExtendType(AArch64_AM::SXTW); in computeAddress()
844 Addr.setExtendType(AArch64_AM::SXTW); in computeAddress()
900 Addr.setExtendType(AArch64_AM::SXTW); in computeAddress()
1077 if (Addr.getExtendType() == AArch64_AM::SXTW || in simplifyAddress()
1090 else if (Addr.getExtendType() == AArch64_AM::SXTW) in simplifyAddress()
1150 bool IsSigned = Addr.getExtendType() == AArch64_AM::SXTW || in addLoadStoreOperands()
1824 Addr.getExtendType() == AArch64_AM::SXTW) in emitLoad()
2114 Addr.getExtendType() == AArch64_AM::SXTW) in emitStore()
3714 AArch64_AM::SXTW, /*ShiftImm=*/0, /*SetFlags=*/true, in fastLowerIntrinsicCall()
H A DAArch64ISelDAGToDAG.cpp795 return AArch64_AM::SXTW; in getExtendTypeForNode()
1193 SignExtend = CurDAG->getTargetConstant(Ext == AArch64_AM::SXTW, dl, in SelectExtendedSHL()
1262 SignExtend = CurDAG->getTargetConstant(Ext == AArch64_AM::SXTW, dl, in SelectAddrModeWRO()
1274 SignExtend = CurDAG->getTargetConstant(Ext == AArch64_AM::SXTW, dl, in SelectAddrModeWRO()
H A DAArch64InstrInfo.cpp3031 if (Extend != AArch64_AM::UXTW && Extend != AArch64_AM::SXTW) in canFoldIntoAddrMode()
3036 (Extend == AArch64_AM::SXTW) ? ExtAddrMode::Formula::SExtScaledReg in canFoldIntoAddrMode()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/Utils/
H A DAArch64BaseInfo.h610 SXTW, enumerator
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/
H A DAArch64AsmParser.cpp1328 ShiftExtendTy == AArch64_AM::SXTW) && in isSVEDataVectorRegWithShiftExtend()
1519 ET == AArch64_AM::UXTW || ET == AArch64_AM::SXTW || in isExtend()
1532 ET == AArch64_AM::UXTW || ET == AArch64_AM::SXTW; in isExtend64()
1564 return (ET == AArch64_AM::UXTW || ET == AArch64_AM::SXTW) && in isMemWExtend()
2169 bool IsSigned = ET == AArch64_AM::SXTW || ET == AArch64_AM::SXTX; in addMemExtendOperands()
2181 bool IsSigned = ET == AArch64_AM::SXTW || ET == AArch64_AM::SXTX; in addMemExtend8Operands()
3573 .Case("sxtw", AArch64_AM::SXTW) in tryParseOptionalShiftExtend()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp6931 case AArch64_AM::SXTW: in isSignExtendShiftType()
7022 if (SignExtend && Ext != AArch64_AM::SXTW) in selectExtendedSHL()
7251 unsigned SignExtend = Ext == AArch64_AM::SXTW; in selectAddrModeWRO()
7473 return AArch64_AM::SXTW; in getExtendTypeForInst()