Home
last modified time | relevance | path

Searched refs:SPR (Results 1 – 24 of 24) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrVFP.td2039 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
2063 (VMLAS SPR:$dstin, SPR:$a, SPR:$b)>,
2080 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
2104 (VMLSS SPR:$dstin, SPR:$a, SPR:$b)>,
2120 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
2172 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
2213 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
2237 (VFMAS SPR:$dstin, SPR:$a, SPR:$b)>,
2265 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
2317 (outs SPR:$Sd), (ins SPR:$Sdin, SPR:$Sn, SPR:$Sm),
[all …]
H A DARMInstrCDE.td487 def cde_vcx_s_regs : CDE_VCX_RegisterOperandsTemplate<SPR>;
551 (f32 (CDE_VCX1A_fpsp p_imm:$coproc, SPR:$acc, imm_11b:$imm))>;
557 def : Pat<(f32 (int_arm_cde_vcx2 timm:$coproc, (f32 SPR:$n), timm:$imm)),
558 (f32 (CDE_VCX2_fpsp p_imm:$coproc, SPR:$n, imm_6b:$imm))>;
559 def : Pat<(f32 (int_arm_cde_vcx2a timm:$coproc, (f32 SPR:$acc), (f32 SPR:$n),
561 (f32 (CDE_VCX2A_fpsp p_imm:$coproc, SPR:$acc, SPR:$n, imm_6b:$imm))>;
568 def : Pat<(f32 (int_arm_cde_vcx3 timm:$coproc, (f32 SPR:$n), (f32 SPR:$m),
570 (f32 (CDE_VCX3_fpsp p_imm:$coproc, (f32 SPR:$n), (f32 SPR:$m),
572 def : Pat<(f32 (int_arm_cde_vcx3a timm:$coproc, (f32 SPR:$acc), (f32 SPR:$n),
573 (f32 SPR:$m), timm:$imm)),
[all …]
H A DARMRegisterInfo.td412 def SPR : RegisterClass<"ARM", [f32], 32, (sequence "S%u", 0, 31)> {
413 let AltOrders = [(add (decimate SPR, 2), SPR),
414 (add (decimate SPR, 4),
415 (decimate SPR, 2),
416 (decimate (rotl SPR, 1), 4),
417 (decimate (rotl SPR, 1), 2))];
425 let AltOrders = [(add (decimate HPR, 2), SPR),
436 // Subset of SPR which can be used as a source of NEON scalars for 16-bit
461 def FPWithVPR : RegisterClass<"ARM", [f32], 32, (add SPR, DPR, VPR)> {
466 // 32-bit SPR subregs).
[all …]
H A DARMRegisterBanks.td13 def FPRRegBank : RegisterBank<"FPRB", [HPR, SPR, DPR, QPR]>;
H A DARMInstrNEON.td5264 def VFMALD : N3VCP8F16Q0<"vfmal", DPR, SPR, SPR, 0b00, 0b10, 1>;
5265 def VFMSLD : N3VCP8F16Q0<"vfmsl", DPR, SPR, SPR, 0b01, 0b10, 1>;
6740 def : Pat<(v2f32 (ARMvdup (f32 SPR:$src))),
6743 def : Pat<(v4f32 (ARMvdup (f32 SPR:$src))),
7405 : NEONFPPat<(f32 (OpNode SPR:$a)),
7413 : NEONFPPat<(f32 (OpNode SPR:$a, SPR:$b)),
7418 SPR:$a, ssub_0),
7435 : NEONFPPat<(f32 (OpNode SPR:$acc, (f32 (MulNode SPR:$a, SPR:$b)))),
7440 SPR:$acc, ssub_0),
7443 SPR:$a, ssub_0),
[all …]
H A DARMInstrMVE.td881 f32, SPR>;
1904 (COPY_TO_REGCLASS (f32 (EXTRACT_SUBREG MQPR:$src, (SSubReg_f32_reg imm:$lane))), SPR)>;
1905 def : Pat<(insertelt (v4f32 MQPR:$src1), (f32 SPR:$src2), imm:$lane),
1906 …(INSERT_SUBREG (v4f32 (COPY_TO_REGCLASS MQPR:$src1, MQPR)), SPR:$src2, (SSubReg_f32_reg imm:$lane)…
1914 (COPY_TO_REGCLASS HPR:$src2, SPR)),
1928 def : Pat<(v4f32 (scalar_to_vector SPR:$src)),
1929 (INSERT_SUBREG (v4f32 (IMPLICIT_DEF)), SPR:$src, ssub_0)>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCRegisterInfo.td53 // SPR - One of the 32-bit special-purpose registers
54 class SPR<bits<10> num, string n> : PPCReg<n> {
272 def LR : SPR<8, "lr">, DwarfRegNum<[-2, 65]>;
273 def LR8 : SPR<8, "lr">, DwarfRegNum<[65, -2]> {
278 def CTR : SPR<9, "ctr">, DwarfRegNum<[-2, 66]>;
279 def CTR8 : SPR<9, "ctr">, DwarfRegNum<[66, -2]> {
284 def VRSAVE: SPR<256, "vrsave">, DwarfRegNum<[109]>;
287 def SPEFSCR: SPR<512, "spefscr">, DwarfRegNum<[612, 112]>;
289 def XER: SPR<1, "xer">, DwarfRegNum<[76]>;
292 // (which really is SPR register 1); this is the only bit interesting to a
[all …]
H A DPPCInstrFormats.td1693 bits<10> SPR;
1696 let Inst{11} = SPR{4};
1697 let Inst{12} = SPR{3};
1698 let Inst{13} = SPR{2};
1699 let Inst{14} = SPR{1};
1700 let Inst{15} = SPR{0};
1701 let Inst{16} = SPR{9};
1702 let Inst{17} = SPR{8};
1703 let Inst{18} = SPR{7};
1704 let Inst{19} = SPR{6};
[all …]
H A DPPCInstr64Bit.td530 def MFSPR8 : XFXForm_1<31, 339, (outs g8rc:$RST), (ins i32imm:$SPR),
531 "mfspr $RST, $SPR", IIC_SprMFSPR>;
532 def MTSPR8 : XFXForm_1<31, 467, (outs), (ins i32imm:$SPR, g8rc:$RST),
533 "mtspr $SPR, $RST", IIC_SprMTSPR>;
537 // 64-bit SPR manipulation instrs.
2013 def : Pat<(i64 (int_ppc_mfspr timm:$SPR)),
2014 (MFSPR8 $SPR)>;
2015 def : Pat<(int_ppc_mtspr timm:$SPR, g8rc:$RT),
2016 (MTSPR8 $SPR, $RT)>;
H A DPPCInstrInfo.td2677 "mfspr $RST, $SPR", IIC_SprMFSPR>;
2679 "mtspr $SPR, $RST", IIC_SprMTSPR>;
2681 def MFTB : XFXForm_1<31, 371, (outs gprc:$RST), (ins i32imm:$SPR),
2682 "mftb $RST, $SPR", IIC_SprMFTB>;
2685 "mfpmr $RST, $SPR", IIC_SprMFPMR>;
2688 "mtpmr $SPR, $RST", IIC_SprMTPMR>;
2763 (ins VRSAVERC:$SPR),
5303 def : Pat<(i32 (int_ppc_mfspr timm:$SPR)),
5304 (MFSPR $SPR)>;
5305 def : Pat<(int_ppc_mtspr timm:$SPR, gprc:$RT),
[all …]
H A DPPC.td228 "Target supports move to SPR with branch fusion",
H A DP9InstrResources.td937 (instregex "MF(SPR|CTR|LR)(8)?$"),
/freebsd-14.2/sys/contrib/device-tree/Bindings/powerpc/opal/
H A Dpower-mgt.txt55 0x00800000 /* This state uses SPR PMICR instruction */
110 state if the flag indicates that pmicr SPR should be set. This
/freebsd-14.2/sys/contrib/device-tree/Bindings/sound/
H A Dtlv320aic31xx.txt46 * SPR, devices with stereo speaker amp
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86PartialReduction.cpp236 auto SPR = matchSelectPattern(SI, LHS, RHS); in trySADReplacement() local
237 if (SPR.Flavor != SPF_ABS) in trySADReplacement()
/freebsd-14.2/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mn-bsh-smm-s2pro.dts29 "Ext Spk", "SPR";
/freebsd-14.2/contrib/llvm-project/llvm/lib/Analysis/
H A DLazyValueInfo.cpp863 SelectPatternResult SPR = matchSelectPattern(SI, LHS, RHS); in solveBlockValueSelect() local
866 if (SelectPatternResult::isMinOrMax(SPR.Flavor) && in solveBlockValueSelect()
870 switch (SPR.Flavor) { in solveBlockValueSelect()
888 if (SPR.Flavor == SPF_ABS) { in solveBlockValueSelect()
897 if (SPR.Flavor == SPF_NABS) { in solveBlockValueSelect()
H A DValueTracking.cpp7564 SelectPatternResult SPR = matchClamp(Pred, CmpLHS, CmpRHS, TrueVal, FalseVal); in matchMinMax() local
7565 if (SPR.Flavor != SelectPatternFlavor::SPF_UNKNOWN) in matchMinMax()
7566 return SPR; in matchMinMax()
7568 SPR = matchMinMaxOfMinMax(Pred, CmpLHS, CmpRHS, TrueVal, FalseVal, Depth); in matchMinMax()
7569 if (SPR.Flavor != SelectPatternFlavor::SPF_UNKNOWN) in matchMinMax()
7570 return SPR; in matchMinMax()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineSelect.cpp3574 SelectPatternResult SPR = matchSelectPattern(&SI, LHS, RHS, &CastOp); in visitSelectInst() local
3575 auto SPF = SPR.Flavor; in visitSelectInst()
3600 CmpInst::Predicate MinMaxPred = getMinMaxPred(SPF, SPR.Ordered); in visitSelectInst()
H A DInstCombineCompares.cpp7009 SelectPatternResult SPR = matchSelectPattern(SI, A, B); in visitICmpInst() local
7010 if (SPR.Flavor != SPF_UNKNOWN) in visitICmpInst()
7708 SelectPatternResult SPR = matchSelectPattern(SI, A, B); in visitFCmpInst() local
7709 if (SPR.Flavor != SPF_UNKNOWN) in visitFCmpInst()
/freebsd-14.2/sys/contrib/device-tree/src/arm/
H A Dam43x-epos-evm.dts116 "Speaker", "SPR";
/freebsd-14.2/contrib/file/magic/Magdir/
H A Ddatabase682 # Foxpro Generated Screen Program *.SPR
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp3547 auto SPR = matchSelectPattern(const_cast<User*>(&I), LHS, RHS); in visitSelect() local
3549 switch (SPR.Flavor) { in visitSelect()
3555 switch (SPR.NaNBehavior) { in visitSelect()
3568 switch (SPR.NaNBehavior) { in visitSelect()
/freebsd-14.2/contrib/one-true-awk/testdir/
H A Dfunstack.in3779 …SPR) procedure does not test all the features of a pattern at once. Instead, it selects a feature …
19497 @Article{Stockman:1976:SPR,