Home
last modified time | relevance | path

Searched refs:RegPos (Results 1 – 2 of 2) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DLiveIntervalUnion.cpp35 LiveRange::const_iterator RegPos = Range.begin(); in unify() local
37 SegmentIter SegPos = Segments.find(RegPos->start); in unify()
40 SegPos.insert(RegPos->start, RegPos->end, &VirtReg); in unify()
41 if (++RegPos == RegEnd) in unify()
43 SegPos.advanceTo(RegPos->start); in unify()
51 for (; RegPos != RegEnd; ++RegPos, ++SegPos) in unify()
52 SegPos.insert(RegPos->start, RegPos->end, &VirtReg); in unify()
63 LiveRange::const_iterator RegPos = Range.begin(); in extract() local
74 RegPos = Range.advanceTo(RegPos, SegPos.start()); in extract()
75 if (RegPos == RegEnd) in extract()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIMachineScheduler.cpp1432 std::set<unsigned>::iterator RegPos = PredOutRegs.find(Reg); in SIScheduleBlockScheduler() local
1434 if (RegPos != PredOutRegs.end()) { in SIScheduleBlockScheduler()
1495 std::set<unsigned>::iterator RegPos = PredOutRegs.find(Reg); in SIScheduleBlockScheduler() local
1497 if (RegPos != PredOutRegs.end()) { in SIScheduleBlockScheduler()