Searched refs:RegBytes (Results 1 – 4 of 4) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86SpeculativeLoadHardening.cpp | 1859 int RegBytes = TRI->getRegSizeInBits(*RC) / 8; in canHardenRegister() local
1860 if (RegBytes > 8) in canHardenRegister()
1864 unsigned RegIdx = Log2_32(RegBytes); in canHardenRegister()
|
| H A D | X86InstrInfo.h | 45 unsigned getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand = false);
|
| H A D | X86InstrInfo.cpp | 3321 unsigned X86::getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand) { in getCMovOpcode() argument
3322 switch (RegBytes) { in getCMovOpcode()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 9491 unsigned RegBytes = RegVT.getSizeInBits() / 8; in expandUnalignedLoad() local
9492 unsigned NumRegs = (LoadedBytes + RegBytes - 1) / RegBytes; in expandUnalignedLoad()
9504 SDValue PtrIncrement = DAG.getConstant(RegBytes, dl, PtrVT); in expandUnalignedLoad()
9505 SDValue StackPtrIncrement = DAG.getConstant(RegBytes, dl, StackPtrVT); in expandUnalignedLoad()
9519 Offset += RegBytes; in expandUnalignedLoad()
9644 unsigned RegBytes = RegVT.getSizeInBits() / 8; in expandUnalignedStore() local
9645 unsigned NumRegs = (StoredBytes + RegBytes - 1) / RegBytes; in expandUnalignedStore()
9658 SDValue PtrIncrement = DAG.getConstant(RegBytes, dl, PtrVT); in expandUnalignedStore()
9659 SDValue StackPtrIncrement = DAG.getConstant(RegBytes, dl, StackPtrVT); in expandUnalignedStore()
9675 Offset += RegBytes; in expandUnalignedStore()
|