Home
last modified time | relevance | path

Searched refs:RCP (Results 1 – 8 of 8) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.h467 RCP, enumerator
H A DAMDGPUISelLowering.cpp619 case AMDGPUISD::RCP: in fnegFoldsIntoOpcode()
879 case AMDGPUISD::RCP: { in getNegatedExpression()
887 return DAG.getNode(AMDGPUISD::RCP, SL, VT, NegSrc, Op->getFlags()); in getNegatedExpression()
1917 fa, DAG.getNode(AMDGPUISD::RCP, DL, FltVT, fb)); in LowerDIVREM24()
2034 SDValue Rcp = DAG.getNode(AMDGPUISD::RCP, DL, MVT::f32, Mad1); in LowerUDIVREM64()
4838 case AMDGPUISD::RCP: in performFNegCombine()
5191 case AMDGPUISD::RCP: in PerformDAGCombine()
5406 NODE_NAME_CASE(RCP) in getTargetNodeName()
5550 return DAG.getNode(AMDGPUISD::RCP, SDLoc(Operand), VT, Operand); in getRecipEstimate()
5875 case AMDGPUISD::RCP: in isKnownNeverNaNForTargetNode()
H A DAMDGPUInstrInfo.td121 def AMDGPUrcp_impl : SDNode<"AMDGPUISD::RCP", SDTFPUnaryOp>;
H A DAMDGPUCodeGenPrepare.cpp1260 Value *RCP = Builder.CreateCall(RcpDecl, { FB }); in expandDivRem24Impl() local
1261 Value *FQM = Builder.CreateFMul(FA, RCP); in expandDivRem24Impl()
H A DAMDGPULegalizerInfo.cpp4713 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {ResTy}) in legalizeFastUnsafeFDIV() local
4716 B.buildFMul(Res, LHS, RCP, Flags); in legalizeFastUnsafeFDIV()
4777 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32}) in legalizeFDIV16() local
4781 auto QUOT = B.buildFMul(S32, LHSExt, RCP, Flags); in legalizeFDIV16()
5048 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32}) in legalizeFDIVFastIntrin() local
5052 auto Mul1 = B.buildFMul(S32, LHS, RCP, Flags); in legalizeFDIVFastIntrin()
H A DSIISelLowering.cpp8010 return DAG.getNode(AMDGPUISD::RCP, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN()
10286 return DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV()
10293 return DAG.getNode(AMDGPUISD::RCP, SL, VT, FNegRHS); in lowerFastUnsafeFDIV()
10304 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV()
10324 SDValue R = DAG.getNode(AMDGPUISD::RCP, SL, VT, Y); in lowerFastUnsafeFDIV64()
10390 SDValue RcpSrc1 = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, CvtSrc1); in LowerFDIV16()
10426 SDValue r0 = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, r1, Flags); in lowerFDIV_FAST()
10469 SDValue ApproxRcp = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, in LowerFDIV32()
10599 SDValue Rcp = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f64, DivScale0); in LowerFDIV64()
12366 case AMDGPUISD::RCP: in isCanonicalized()
[all …]
H A DAMDGPUISelDAGToDAG.cpp181 case AMDGPUISD::RCP: in fp16SrcZerosHighBits()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrSSE.td3055 defm RCP : sse1_fp_unop_s<0x53, "rcp", X86frcp, SchedWriteFRcp, HasAVX>,