Home
last modified time | relevance | path

Searched refs:Pulse (Results 1 – 25 of 51) sorted by relevance

123

/freebsd-14.2/sys/contrib/device-tree/Bindings/sound/
H A Dmicrochip,pdmc.yaml7 title: Microchip Pulse Density Microphone Controller
13 The Microchip Pulse Density Microphone Controller (PDMC) interfaces up to 4
14 digital microphones having Pulse Density Modulated (PDM) outputs.
H A Dmicrochip,sama7g5-pdmc.yaml7 title: Microchip Pulse Density Microphone Controller
13 The Microchip Pulse Density Microphone Controller (PDMC) interfaces up to 4
14 digital microphones having Pulse Density Modulated (PDM) outputs.
H A Dnvidia,tegra210-dmic.yaml10 The Digital MIC (DMIC) Controller is used to interface with Pulse
12 Pulse Coded Modulation (PCM) signals. DMIC can be viewed as a PDM
H A Dnvidia,tegra186-dspk.yaml10 The Digital Speaker Controller (DSPK) can be viewed as a Pulse
13 over sampled Pulse Code Modulation (PCM) input to the desired 1-bit
/freebsd-14.2/sys/contrib/device-tree/Bindings/clock/
H A Drenesas,cpg-mstp-clocks.yaml7 title: Renesas Clock Pulse Generator (CPG) Module Stop (MSTP) Clocks
13 The Clock Pulse Generator (CPG) can gate SoC device clocks. The gates are
H A Drenesas,rzg2l-cpg.yaml7 title: Renesas RZ/{G2L,V2L,V2M} Clock Pulse Generator / Module Standby Mode
13 On Renesas RZ/{G2L,V2L}-alike SoC's, the CPG (Clock Pulse Generator) and Module
H A Drenesas,r8a73a4-cpg-clocks.txt1 * Renesas R8A73A4 Clock Pulse Generator (CPG)
H A Drenesas,sh73a0-cpg-clocks.txt3 * Renesas SH73A0 Clock Pulse Generator (CPG)
H A Drenesas,cpg-mssr.yaml7 title: Renesas Clock Pulse Generator / Module Standby and Software Reset
13 On Renesas ARM SoCs (SH/R-Mobile, R-Car, RZ), the CPG (Clock Pulse Generator)
H A Drenesas,cpg-clocks.yaml7 title: Renesas Clock Pulse Generator (CPG)
13 The Clock Pulse Generator (CPG) generates core clocks for the SoC. It
H A Drenesas,r8a7740-cpg-clocks.txt3 * Renesas R8A7740 Clock Pulse Generator (CPG)
H A Drenesas,cpg-div6-clock.yaml13 The CPG DIV6 clocks are variable factor clocks provided by the Clock Pulse
/freebsd-14.2/sys/contrib/device-tree/Bindings/leds/
H A Dleds-qcom-lpg.yaml7 title: Qualcomm Light Pulse Generator
13 The Qualcomm Light Pulse Generator consists of three different hardware blocks;
/freebsd-14.2/sys/contrib/device-tree/Bindings/timer/
H A Drenesas,tpu.txt1 * Renesas H8/300 Timer Pulse Unit
H A Drenesas,tpu.yaml7 title: Renesas H8/300 Timer Pulse Unit
H A Drenesas,mtu2.yaml7 title: Renesas Multi-Function Timer Pulse Unit 2 (MTU2)
H A Dnxp,tpm-timer.yaml7 title: NXP Low Power Timer/Pulse Width Modulation Module (TPM)
/freebsd-14.2/sys/contrib/device-tree/Bindings/iio/health/
H A Dafe4404.txt1 Texas Instruments AFE4404 Heart rate and Pulse Oximeter
H A Dti,afe4404.yaml7 title: Texas Instruments AFE4404 Heart rate and Pulse Oximeter
H A Dafe4403.txt1 Texas Instruments AFE4403 Heart rate and Pulse Oximeter
H A Dti,afe4403.yaml7 title: Texas Instruments AFE4403 Heart rate and Pulse Oximeter
/freebsd-14.2/sys/contrib/device-tree/Bindings/pwm/
H A Dlpc1850-sct-pwm.txt1 * NXP LPC18xx State Configurable Timer - Pulse Width Modulator driver
/freebsd-14.2/sys/contrib/device-tree/Bindings/counter/
H A Dti-eqep.yaml7 title: Texas Instruments Enhanced Quadrature Encoder Pulse (eQEP) Module
/freebsd-14.2/contrib/ntp/html/scripts/
H A Dmisc.txt7 <li class='inline'><a href='pps.html'>Pulse-per-second (PPS) Signal Interfacing</a></li>\
/freebsd-14.2/tools/test/
H A DREADME19 ppsapi Test 1 Pulse Per Second (1PPS) input for time control.

123