Home
last modified time | relevance | path

Searched refs:Pin (Results 1 – 25 of 167) sorted by relevance

1234567

/freebsd-14.2/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mq-nitrogen.dts369 MX8MQ_IOMUXC_SAI1_RXFS_GPIO4_IO0 0x19 /* Pin 19 */
370 MX8MQ_IOMUXC_SAI1_RXC_GPIO4_IO1 0x19 /* Pin 21 */
371 MX8MQ_IOMUXC_SAI1_RXD1_GPIO4_IO3 0x19 /* Pin 23 */
372 MX8MQ_IOMUXC_SAI1_RXD2_GPIO4_IO4 0x19 /* Pin 25 */
373 MX8MQ_IOMUXC_SAI1_RXD3_GPIO4_IO5 0x19 /* Pin 27 */
374 MX8MQ_IOMUXC_SAI1_RXD4_GPIO4_IO6 0x19 /* Pin 29 */
375 MX8MQ_IOMUXC_SAI1_RXD5_GPIO4_IO7 0x19 /* Pin 31 */
410 /* J13 Pin 2, WL_WAKE */
412 /* J13 Pin 4, WL_IRQ, not needed for Silex */
416 /* J13 Pin 41, BT_CLK_REQ */
[all …]
/freebsd-14.2/sys/contrib/device-tree/src/arm/
H A Dmeson8b-odroidc1.dts234 "J2 Header Pin 35", "J2 Header Pin 36",
235 "J2 Header Pin 32", "J2 Header Pin 31",
236 "J2 Header Pin 29", "J2 Header Pin 18",
237 "J2 Header Pin 22", "J2 Header Pin 16",
238 "J2 Header Pin 23", "J2 Header Pin 21",
239 "J2 Header Pin 19", "J2 Header Pin 33",
240 "J2 Header Pin 8", "J2 Header Pin 10",
241 "J2 Header Pin 15", "J2 Header Pin 13",
242 "J2 Header Pin 24", "J2 Header Pin 26",
245 "J2 Header Pin 7", "", "J2 Header Pin 12",
[all …]
H A Dimx6ull-colibri-aster.dts52 /* Pin already used by atmel_mxt_ts touchscreen */
58 /* Pin already used by atmel_mxt_ts touchscreen */
H A Dimx6ull-colibri-wifi-aster.dts52 /* Pin already used by atmel_mxt_ts touchscreen */
58 /* Pin already used by atmel_mxt_ts touchscreen */
/freebsd-14.2/sys/contrib/device-tree/src/arm64/hisilicon/
H A Dhi6220-hikey.dts384 "GPIO-A", /* LSEC Pin 23: GPIO2_0 */
385 "GPIO-B", /* LSEC Pin 24: GPIO2_1 */
386 "GPIO-C", /* LSEC Pin 25: GPIO2_2 */
387 "GPIO-D", /* LSEC Pin 26: GPIO2_3 */
388 "GPIO-E", /* LSEC Pin 27: GPIO2_4 */
390 "GPIO-H"; /* LSEC Pin 30: GPIO2_7 */
414 "[SPI0_DIN]", /* Pin 10: SPI0_DI */
415 "[SPI0_DOUT]", /* Pin 14: SPI0_DO */
416 "[SPI0_CS]", /* Pin 12: SPI0_CS_N */
417 "[SPI0_SCLK]", /* Pin 8: SPI0_SCLK */
[all …]
/freebsd-14.2/sys/contrib/device-tree/Bindings/iio/frequency/
H A Dadi,adf4377.yaml44 GPIO that controls the Chip Enable Pin.
49 GPIO that controls the Enable Clock 1 Output Buffer Pin.
54 GPIO that controls the Enable Clock 2 Output Buffer Pin.
60 high_z - MUXOUT Pin set to high-Z.
61 lock_detect - MUXOUT Pin set to lock detector output.
62 muxout_low - MUXOUT Pin set to low.
63 f_div_rclk_2 - MUXOUT Pin set to fDIV_RCLK/2.
64 f_div_nclk_2 - MUXOUT Pin set to fDIV_NCLK/2.
65 muxout_high - MUXOUT Pin set to high.
/freebsd-14.2/sys/contrib/device-tree/Bindings/pinctrl/
H A Dmarvell,dove-pinctrl.txt64 pmu-nc Pin not driven by any PM function
65 pmu-low Pin driven low (0)
66 pmu-high Pin driven high (1)
67 pmic(sdi) Pin is used for PMIC SDI
68 cpu-pwr-down Pin is used for CPU_PWRDWN
69 standby-pwr-down Pin is used for STBY_PWRDWN
72 bat-fault Pin is used for BATTERY_FAULT
73 ext0-wakeup Pin is used for EXT0_WU
74 ext1-wakeup Pin is used for EXT0_WU
75 ext2-wakeup Pin is used for EXT0_WU
[all …]
H A Drenesas,rza1-pinctrl.txt1 Renesas RZ/A1 combined Pin and GPIO controller
3 The Renesas SoCs of the RZ/A1 family feature a combined Pin and GPIO controller,
5 Pin multiplexing and GPIO configuration is performed on a per-pin basis
11 Pin controller node
25 Pin controller node for RZ/A1H SoC (r7s72100)
39 - Pin multiplexing sub-nodes:
140 Pin #0 on port #3 is configured as alternate function #6.
141 Pin #2 on port #3 is configured as alternate function #4.
152 Pin #4 on port #1 is configured as alternate function #1.
153 Pin #5 on port #1 is configured as alternate function #1.
[all …]
H A Drenesas,rza1-ports.yaml7 title: Renesas RZ/A1 combined Pin and GPIO controller
14 The Renesas SoCs of the RZ/A1 family feature a combined Pin and GPIO
16 Pin multiplexing and GPIO configuration is performed on a per-pin basis
150 * Pin #0 on port #3 is configured as alternate function #6.
151 * Pin #2 on port #3 is configured as alternate function #4.
160 * Pin #4 on port #1 is configured as alternate function #1.
161 * Pin #5 on port #1 is configured as alternate function #1.
176 * Pin #0 on port #4 is configured as alternate function #2
186 * Pin #1 on port #4 is configured as alternate function #1
H A Drenesas,rza2-pinctrl.txt1 Renesas RZ/A2 combined Pin and GPIO controller
3 The Renesas SoCs of the RZ/A2 series feature a combined Pin and GPIO controller.
4 Pin multiplexing and GPIO configuration is performed on a per-pin basis.
9 Pin controller node
25 Example: Pin controller node for RZ/A2M SoC (r7s9210)
42 - Pin multiplexing sub-nodes:
H A Dcnxt,cx92755-pinctrl.txt1 Conexant Digicolor CX92755 General Purpose Pin Mapping
7 === Pin Controller Node ===
12 - reg: Base address of the General Purpose Pin Mapping register block and the
34 === Pin Configuration Node ===
44 === Pin Group Node ===
56 Required Pin Group Node Properties:
H A Dsamsung,pinctrl.yaml80 Pin banks of the controller are represented by child nodes of the
155 /* Pin bank with external GPIO or muxed external wake-up interrupts */
185 /* Pin bank with external GPIO or muxed external wake-up interrupts */
235 /* Pin bank with external GPIO or muxed external wake-up interrupts */
243 /* Pin bank without external interrupts */
249 /* Pin bank with external direct wake-up interrupts */
320 /* Pin bank with external direct wake-up interrupts */
368 /* Pin bank with external GPIO or muxed external wake-up interrupts */
H A Dberlin,pinctrl.txt1 * Pin-controller driver for the Marvell Berlin SoCs
3 Pin control registers are part of both chip controller and system
4 controller register sets. Pin controller nodes should be a sub-node of
H A Drenesas,pfc.yaml7 title: Renesas Pin Function Controller (GPIO and Pin Mux/Config)
13 The Pin Function Controller (PFC) is a Pin Mux/Config controller.
105 Pin controller client devices use pin configuration subnodes (children
H A Drenesas,rzv2m-pinctrl.yaml7 title: Renesas RZ/V2M combined Pin and GPIO controller
14 The Renesas RZ/V2M SoC features a combined Pin and GPIO controller.
15 Pin multiplexing and GPIO configuration is performed on a per-pin basis.
61 Pin controller client devices use pin configuration subnodes (children
H A Drenesas,pfc-pinctrl.txt1 * Renesas Pin Function Controller (GPIO and Pin Mux/Config)
3 The Pin Function Controller (PFC) is a Pin Mux/Config controller. On SH73A0,
7 Pin Control
64 Pin configuration nodes contain pin configuration properties, either directly
77 Pin Configuration Node Properties:
H A Drenesas,rzg2l-pinctrl.yaml7 title: Renesas RZ/{G2L,V2L} combined Pin and GPIO controller
14 The Renesas SoCs of the RZ/{G2L,V2L} alike series feature a combined Pin and
16 Pin multiplexing and GPIO configuration is performed on a per-pin basis.
81 Pin controller client devices use pin configuration subnodes (children
/freebsd-14.2/sys/contrib/device-tree/Bindings/net/
H A Dmdio-mux-gpio.txt46 interrupts = <10 8>; /* Pin 10, active low */
55 interrupts = <10 8>; /* Pin 10, active low */
64 interrupts = <10 8>; /* Pin 10, active low */
73 interrupts = <10 8>; /* Pin 10, active low */
89 interrupts = <12 8>; /* Pin 12, active low */
98 interrupts = <12 8>; /* Pin 12, active low */
107 interrupts = <12 8>; /* Pin 12, active low */
116 interrupts = <12 8>; /* Pin 12, active low */
H A Dmdio-mux.txt56 interrupts = <10 8>; /* Pin 10, active low */
65 interrupts = <10 8>; /* Pin 10, active low */
74 interrupts = <10 8>; /* Pin 10, active low */
83 interrupts = <10 8>; /* Pin 10, active low */
99 interrupts = <12 8>; /* Pin 12, active low */
108 interrupts = <12 8>; /* Pin 12, active low */
117 interrupts = <12 8>; /* Pin 12, active low */
126 interrupts = <12 8>; /* Pin 12, active low */
H A Dmdio-mux-gpio.yaml61 interrupts = <10 8>; /* Pin 10, active low */
70 interrupts = <10 8>; /* Pin 10, active low */
79 interrupts = <10 8>; /* Pin 10, active low */
88 interrupts = <10 8>; /* Pin 10, active low */
104 interrupts = <12 8>; /* Pin 12, active low */
113 interrupts = <12 8>; /* Pin 12, active low */
122 interrupts = <12 8>; /* Pin 12, active low */
131 interrupts = <12 8>; /* Pin 12, active low */
/freebsd-14.2/sys/contrib/device-tree/Bindings/sound/
H A Dcirrus,cs35l45.yaml102 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
103 2 = Pin acts as MDSYNC, direction controlled by MDSYNC
107 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
108 2 = Pin acts as open drain INT
110 4 = Pin acts as push-pull output INT. Active low.
111 5 = Pin acts as push-pull output INT. Active high.
115 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
H A Drt274.txt18 * DMIC1 Pin
19 * DMIC2 Pin
23 * HPO Pin
H A Dcs4265.txt20 codec_ad0_high: cs4265@4f { /* AD0 Pin is high */
26 codec_ad0_low: cs4265@4e { /* AD0 Pin is low */
H A Dak4613.yaml37 description: Input Pin 1 - 2.
41 description: Output Pin 1 - 6.
/freebsd-14.2/sys/contrib/device-tree/Bindings/gpio/
H A Dxlnx,zynqmp-gpio-modepin.yaml7 title: ZynqMP Mode Pin GPIO controller
10 PS_MODE is 4-bits boot mode pins sampled on POR deassertion. Mode Pin

1234567