Home
last modified time | relevance | path

Searched refs:PMC (Results 1 – 25 of 41) sorted by relevance

12

/freebsd-14.2/sys/contrib/device-tree/Bindings/powerpc/fsl/
H A Dpmc.txt6 "fsl,mpc8349-pmc" should be listed for any chip whose PMC is
8 whose PMC is compatible, and implies deep-sleep capability.
10 "fsl,mpc8548-pmc" should be listed for any chip whose PMC is
12 whose PMC is compatible, and implies deep-sleep capability.
14 "fsl,mpc8641d-pmc" should be listed for any chip whose PMC is
23 is the PMC block, and the second resource is the Clock Configuration
30 resource is the PMC block interrupt.
/freebsd-14.2/sys/contrib/device-tree/Bindings/arm/tegra/
H A Dnvidia,tegra20-pmc.yaml7 title: Tegra Power Management Controller (PMC)
45 Tegra PMC has clk_out_1, clk_out_2, and clk_out_3.
46 PMC also has blink control which allows 32Khz clock output to
48 Consumer of PMC clock should specify the desired clock by having
50 See include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC
65 signal is fed into the PMC. This signal is optionally inverted, and
66 then fed into the ARM GIC. The PMC is not involved in the detection
84 CPU power good signal from external PMIC to PMC is enabled.
201 by the Tegra PMC.
244 Must contain an entry for each clock required by the PMC
[all …]
H A Dnvidia,tegra186-pmc.txt1 NVIDIA Tegra Power Management Controller (PMC)
45 The pin grouping is a fixed attribute of the hardware. The PMC can be
H A Dnvidia,tegra186-pmc.yaml7 title: NVIDIA Tegra Power Management Controller (PMC)
72 attribute of the hardware. The PMC can be used to set pad power
/freebsd-14.2/sys/dev/pms/freebsd/driver/ini/src/
H A DReadme.freebsd.txt2 "Readme.freebsd.txt" PMC-Sierra, Inc. 05/01/2013
4 PMC-Sierra SPCv/SPCve/SPCv+ TISA FreeBSD Initiator Driver
8 Release Purpose: PMC-Sierra sTSDK support customer evaluation
/freebsd-14.2/sys/contrib/device-tree/Bindings/clock/
H A Dvt8500.txt16 - reg : shall be the control register offset from PMC base for the pll clock.
36 - enable-reg : shall be the register offset from PMC base for the enable
44 - divisor-reg : shall be the register offset from PMC base for the divisor
H A Dat91-clock.txt31 Power Management Controller (PMC):
/freebsd-14.2/sys/contrib/device-tree/Bindings/thermal/
H A Dnvidia,tegra30-tsensor.yaml25 Generates a signal to the PMC when the temperature reaches dangerously high
26 levels to reset the chip and sets a flag in the PMC.
/freebsd-14.2/sys/contrib/device-tree/src/powerpc/
H A Dxpedite5200_xmon.dts17 form-factor = "PMC/XMC";
108 * 6: PMC monarch indicator
109 * 7: PMC EREADY
445 /* PMC interface */
H A Dmvme5100.dts130 /* IDSEL 16 - PMC Slot 1 */
136 /* IDSEL 17 - PMC Slot 2 */
H A Dxpedite5200.dts104 * 6: PMC monarch indicator
105 * 7: PMC EREADY
442 /* PMC interface */
H A Dxpedite5301.dts6 * XPedite5301 PMC/XMC module based on MPC8572E
15 form-factor = "PMC/XMC";
601 /* PCI Express controller 1, wired to PEX8112 for PMC interface */
H A Dxpedite5330.dts631 /* PCI Express controller 2, PMC module via PEX8112 bridge */
/freebsd-14.2/sys/dev/hwpmc/
H A Dhwpmc_mod.c489 DBG_SET_FLAG_MAJ("pmc", PMC); in pmc_debugflags_parse()
2646 PMCDBG1(PMC,ALL,1, "allocate-pmc -> pmc=%p", pmc); in pmc_allocate_pmc_descriptor()
2756 PMCDBG2(PMC,REL,2, "stopping cpu=%d ri=%d", cpu, ri); in pmc_release_pmc_descriptor()
2763 PMCDBG2(PMC,REL,2, "decfg cpu=%d ri=%d", cpu, ri); in pmc_release_pmc_descriptor()
2815 PMCDBG1(PMC,REL,3, "pp->refcnt=%d", pp->pp_refcnt); in pmc_release_pmc_descriptor()
2878 PMCDBG2(PMC,REG,1, "register-owner pmc-owner=%p pmc=%p", in pmc_register_owner()
3017 PMCDBG1(PMC,FND,1, "find-pmc id=%d", pmcid); in pmc_find_pmc()
3045 PMCDBG2(PMC,FND,2, "find-pmc id=%d -> pmc=%p", pmcid, pm); in pmc_find_pmc()
3136 PMCDBG1(PMC,OPS,1, "po=%p in global list", po); in pmc_start()
3755 PMCDBG3(PMC,OPS,2, "rw id=%d new %jx -> old %jx", in pmc_do_op_pmcrw()
[all …]
/freebsd-14.2/sys/contrib/device-tree/Bindings/mfd/
H A Datmel-flexcom.txt11 - clocks: Should be the Flexcom peripheral clock from PMC.
/freebsd-14.2/sys/contrib/device-tree/Bindings/pci/
H A Dsnps,dw-pcie-common.yaml98 Auxiliary clock for the controller PMC domain. The controller
162 Controller primary reset (resets everything except PMC module)
166 - description: PMC hot reset signal
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/
H A DVERegisterInfo.td74 def PMC#I : VEMiscReg<!add(16,I), "pmc"#I>;
80 (sequence "PMC%u", 0, 14))>;
/freebsd-14.2/sys/dev/mii/
H A Dmiidevs68 oui PMCSIERRA 0x00e004 PMC-Sierra
109 oui xxPMCSIERRA 0x0009c0 PMC-Sierra
110 oui xxPMCSIERRA2 0x009057 PMC-Sierra
313 /* PMC Sierra PHYs */
/freebsd-14.2/share/mk/
H A Dsrc.opts.mk161 PMC \
/freebsd-14.2/sys/contrib/device-tree/src/arm/
H A Dimx6dl-b1x5pv2.dtsi55 regulator-name = "5V PMC";
H A Dtegra114-asus-tf701t.dts671 /* PMIC has a built-in 32KHz oscillator which is used by PMC */
/freebsd-14.2/contrib/llvm-project/clang/lib/StaticAnalyzer/Core/
H A DCallEvent.cpp1254 static PrivateMethodCache PMC; in lookupRuntimeDefinition() local
1256 PMC[{Interface, LookupSelector, InstanceMethod}]; in lookupRuntimeDefinition()
/freebsd-14.2/sys/powerpc/conf/
H A DGENERIC64LE131 device aacraid # Adaptec by PMC RAID
H A DGENERIC64135 device aacraid # Adaptec by PMC RAID
/freebsd-14.2/sys/i386/conf/
H A DNOTES232 # Adaptec by PMC RAID controllers, Series 6/7/8 and upcoming families

12