Home
last modified time | relevance | path

Searched refs:PLI (Results 1 – 10 of 10) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachinePipeliner.h206 TargetInstrInfo::PipelinerLoopInfo *PLI) in SwingSchedulerDAG() argument
208 RegClassInfo(rci), II_setByPragma(II), LoopPipelinerInfo(PLI), in SwingSchedulerDAG()
640 TargetInstrInfo::PipelinerLoopInfo *PLI);
648 TargetInstrInfo::PipelinerLoopInfo *PLI);
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DSplitKit.cpp1264 const LiveInterval &PLI = Edit->getParent(); in extendPHIRange() local
1267 const LiveRange &PSR = !LM.all() ? getSubRangeForMaskExact(LM, PLI) in extendPHIRange()
1268 : static_cast<const LiveRange &>(PLI); in extendPHIRange()
H A DMachinePipeliner.cpp3100 SwingSchedulerDAG *SSD, TargetInstrInfo::PipelinerLoopInfo *PLI) { in computeUnpipelineableNodes() argument
3105 if (SU.isInstr() && PLI->shouldIgnoreForPipelining(SU.getInstr())) in computeUnpipelineableNodes()
3127 SwingSchedulerDAG *SSD, TargetInstrInfo::PipelinerLoopInfo *PLI) { in normalizeNonPipelinedInstructions() argument
3128 SmallSet<SUnit *, 8> DNP = computeUnpipelineableNodes(SSD, PLI); in normalizeNonPipelinedInstructions()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DP10InstrResources.td2010 PADDI, PADDI8, PADDI8pc, PADDIpc, PLI, PLI8
H A DPPCInstrP10.td653 def PLI : MLS_DForm_SI34_RT5<14, (outs gprc:$RT),
2283 def : Pat<(i32 imm34:$imm), (PLI (getImmAs64BitInt imm:$imm))>;
H A DPPCInstrInfo.cpp1074 case PPC::PLI: in isReallyTriviallyReMaterializable()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/BinaryFormat/
H A DDwarf.def917 HANDLE_DW_LANG(0x000f, PLI, 1, 3, DWARF)
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA57.td498 "t2PLDW?(i8|pci|s)", "(t2)?PLI")>;
H A DARMInstrThumb2.td1979 // PLD/PLDW/PLI aliases w/ the optional .w suffix
2008 // from the PC. Only PLD and PLI have pci variants (not PLDW)
2035 // PLD/PLI with alternate literal form.
H A DARMInstrInfo.td2333 defm PLI : APreLoad<1, 0, "pli">, Requires<[IsARM,HasV7]>;