| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructions.td | 185 def brtarget : Operand<OtherVT>; 360 def COND_OEQ : PatFrags<(ops), [(OtherVT SETOEQ), (OtherVT SETEQ)]>; 361 def COND_ONE : PatFrags<(ops), [(OtherVT SETONE), (OtherVT SETNE)]>; 362 def COND_OGT : PatFrags<(ops), [(OtherVT SETOGT), (OtherVT SETGT)]>; 363 def COND_OGE : PatFrags<(ops), [(OtherVT SETOGE), (OtherVT SETGE)]>; 364 def COND_OLT : PatFrags<(ops), [(OtherVT SETOLT), (OtherVT SETLT)]>; 365 def COND_OLE : PatFrags<(ops), [(OtherVT SETOLE), (OtherVT SETLE)]>; 382 def COND_UNE_NE : PatFrags<(ops), [(OtherVT SETUNE), (OtherVT SETNE)]>; 388 def COND_SGT : PatFrag<(ops), (OtherVT SETGT)>; 397 def COND_EQ : PatFrags<(ops), [(OtherVT SETEQ), (OtherVT SETUEQ)]>; [all …]
|
| H A D | AMDGPUInstrInfo.td | 46 [SDTCisVT<0, i1>, SDTCisVT<1, i1>, SDTCisVT<2, OtherVT>] 50 [SDTCisVT<0, i1>, SDTCisVT<1, i1>, SDTCisVT<2, OtherVT>] 54 [SDTCisVT<0, i1>, SDTCisVT<1, OtherVT>] 215 SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT> 365 SDTCisVT<0, OtherVT>
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaOperands.td | 184 def brtarget : Operand<OtherVT> { 191 def jumptarget : Operand<OtherVT> { 198 def L32Rtarget : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kInstrInfo.td | 71 /* Dest */ SDTCisVT<0, OtherVT>, 346 def MxAS8 : MxMemOp<(ops OtherVT), MxSize8, "B", "printAS8Mem", MxAddr8>; 347 def MxAS16 : MxMemOp<(ops OtherVT), MxSize16, "B", "printAS16Mem", MxAddr16>; 348 def MxAS32 : MxMemOp<(ops OtherVT), MxSize32, "B", "printAS32Mem", MxAddr32>; 356 def MxAL8 : MxMemOp<(ops OtherVT), MxSize8, "b", "printAL8Mem", MxAddr8>; 357 def MxAL16 : MxMemOp<(ops OtherVT), MxSize16, "b", "printAL16Mem", MxAddr16>; 358 def MxAL32 : MxMemOp<(ops OtherVT), MxSize32, "b", "printAL32Mem", MxAddr32>; 412 class MxBrTargetOperand<int N> : Operand<OtherVT> { 417 // Branch targets have OtherVT type and print as pc-relative values.
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZOperands.td | 556 def brtarget16 : PCRelOperand<OtherVT, PCRel16> { 560 def brtarget32 : PCRelOperand<OtherVT, PCRel32> { 566 def brtarget12bpp : PCRelOperand<OtherVT, PCRel12> { 570 def brtarget16bpp : PCRelOperand<OtherVT, PCRel16> { 574 def brtarget24bpp : PCRelOperand<OtherVT, PCRel24> { 582 def brtarget16tls : PCRelTLSOperand<OtherVT, PCRelTLS16> { 587 def brtarget32tls : PCRelTLSOperand<OtherVT, PCRelTLS32> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonDepOperands.td | 32 def b13_2Imm : Operand<OtherVT> { let ParserMatchClass = b13_2ImmOperand; let DecoderMethod = "brta… 35 def b15_2Imm : Operand<OtherVT> { let ParserMatchClass = b15_2ImmOperand; let DecoderMethod = "brta… 41 def b30_2Imm : Operand<OtherVT> { let ParserMatchClass = b30_2ImmOperand; let DecoderMethod = "brta…
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrOperands.td | 170 def brtarget : BranchTargetOperand<OtherVT>; 171 def brtarget8 : BranchTargetOperand<OtherVT>; 172 def brtarget16 : BranchTargetOperand<OtherVT> { 175 def brtarget32 : BranchTargetOperand<OtherVT>;
|
| H A D | X86InstrFragments.td | 43 [SDTCisVT<0, OtherVT>, 93 def SDTX86RepStr : SDTypeProfile<0, 1, [SDTCisVT<0, OtherVT>]>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoZc.td | 50 def rlist : Operand<OtherVT> { 64 def spimm : Operand<OtherVT> {
|
| H A D | RISCVInstrInfo.td | 26 SDTCisVT<3, OtherVT>, 30 SDTCisVT<2, OtherVT>, 31 SDTCisVT<3, OtherVT>]>; 247 def simm13_lsb0 : Operand<OtherVT> { 298 def simm21_lsb0_jal : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 108 def SDTOther : SDTypeProfile<1, 0, [SDTCisVT<0, OtherVT>]>; // for 'vt'. 174 SDTCisInt<0>, SDTCisFP<1>, SDTCisSameNumEltsAs<0, 1>, SDTCisVT<2, OtherVT> 186 SDTCisSameAs<0, 1>, SDTCisInt<0>, SDTCisVT<2, OtherVT>, 198 SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT> 211 SDTCisVT<5, OtherVT> 215 SDTCisVT<0, OtherVT> 219 SDTCisVT<0, OtherVT>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT> 223 SDTCisInt<0>, SDTCisVT<1, OtherVT> 231 SDTCisVT<0, OtherVT>, SDTCisVT<1, OtherVT>
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VVPInstrInfo.td | 110 SDTCisVT<3, OtherVT>,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCRegisterInfo.td | 794 def directbrtarget : Operand<OtherVT> { 801 def absdirectbrtarget : Operand<OtherVT> { 811 def condbrtarget : Operand<OtherVT> { 818 def abscondbrtarget : Operand<OtherVT> { 1018 def pred : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 248 EVT OtherVT = N->getValueType(OtherNo); in ScalarizeVecRes_FFREXP() local 249 if (getTypeAction(OtherVT) == TargetLowering::TypeScalarizeVector) { in ScalarizeVecRes_FFREXP() 252 SDValue OtherVal = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, OtherVT, in ScalarizeVecRes_FFREXP() 324 EVT OtherVT = N->getValueType(OtherNo); in ScalarizeVecRes_OverflowOp() local 325 if (getTypeAction(OtherVT) == TargetLowering::TypeScalarizeVector) { in ScalarizeVecRes_OverflowOp() 1753 EVT OtherVT = N->getValueType(OtherNo); in SplitVecRes_OverflowOp() local 1754 if (getTypeAction(OtherVT) == TargetLowering::TypeSplitVector) { in SplitVecRes_OverflowOp() 1759 ISD::CONCAT_VECTORS, dl, OtherVT, in SplitVecRes_OverflowOp() 2369 EVT OtherVT = N->getValueType(OtherNo); in SplitVecRes_FFREXP() local 2370 if (getTypeAction(OtherVT) == TargetLowering::TypeSplitVector) { in SplitVecRes_FFREXP() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MicroMipsInstrInfo.td | 164 def jmptarget_mm : Operand<OtherVT> { 174 def brtarget7_mm : Operand<OtherVT> { 182 def brtarget10_mm : Operand<OtherVT> { 190 def brtarget_mm : Operand<OtherVT> {
|
| H A D | Mips32r6InstrInfo.td | 37 def brtarget21 : Operand<OtherVT> { 45 def brtarget26 : Operand<OtherVT> { 53 def jmpoffset16 : Operand<OtherVT> {
|
| H A D | MicroMips32r6InstrInfo.td | 13 def brtarget21_mm : Operand<OtherVT> { 21 def brtarget26_mm : Operand<OtherVT> { 29 def brtargetr6 : Operand<OtherVT> { 37 def brtarget_lsl2_mm : Operand<OtherVT> {
|
| H A D | MipsInstrInfo.td | 834 def jmptarget : Operand<OtherVT> { 839 def brtarget : Operand<OtherVT> { 846 def brtarget1SImm16 : Operand<OtherVT> { 940 def uimm5_lsl2 : Operand<OtherVT> { 951 def uimm6_lsl2 : Operand<OtherVT> { 1050 def simm7_lsl2 : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcInstrInfo.td | 200 // Branch targets have OtherVT type. 201 def brtarget : Operand<OtherVT> { 205 def bprtarget : Operand<OtherVT> { 209 def bprtarget16 : Operand<OtherVT> { 241 SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>, SDTCisVT<1, i32>]>; 243 SDTypeProfile<0, 3, [SDTCisVT<0, OtherVT>, SDTCisVT<1, i32>, SDTCisVT<2, i64>]>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430InstrInfo.td | 31 def SDT_MSP430BrCC : SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>, 118 // Short jump targets have OtherVT type and are printed as pcrel imm values. 119 def jmptarget : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstrThumb.td | 128 def t_brtarget : Operand<OtherVT> { 141 def thumb_br_target : Operand<OtherVT> { 160 def thumb_bcc_target : Operand<OtherVT> { 166 def thumb_cb_target : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.td | 34 def SDT_LanaiBrCC : SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>, 89 def BrTarget : Operand<OtherVT> {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCInstrFormats.td | 982 def btarget : BCTarget<OtherVT>; 988 class BranchTargetS<int BSz> : BCTargetSigned<OtherVT, BSz>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrInfo.td | 148 def bb_op : Operand<OtherVT>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFInstrInfo.td | 27 SDTCisVT<3, OtherVT>]>; 72 def brtarget : Operand<OtherVT> {
|