| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/MCTargetDesc/ |
| H A D | LanaiInstPrinter.cpp | 227 const MCOperand &OffsetOp, in printMemoryImmediateOffset() argument 229 assert((OffsetOp.isImm() || OffsetOp.isExpr()) && "Immediate expected"); in printMemoryImmediateOffset() 230 if (OffsetOp.isImm()) { in printMemoryImmediateOffset() 232 OS << OffsetOp.getImm(); in printMemoryImmediateOffset() 234 OffsetOp.getExpr()->print(OS, &MAI); in printMemoryImmediateOffset() 241 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemRiOperand() local 246 printMemoryImmediateOffset<16>(MAI, OffsetOp, OS); in printMemRiOperand() 256 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemRrOperand() local 269 OS << "%" << getRegisterName(OffsetOp.getReg()); in printMemRrOperand() 277 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemSplsOperand() local [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/MCTargetDesc/ |
| H A D | AVRInstPrinter.cpp | 178 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemri() local 184 if (OffsetOp.isImm()) { in printMemri() 185 int64_t Offset = OffsetOp.getImm(); in printMemri() 191 } else if (OffsetOp.isExpr()) { in printMemri() 192 O << *OffsetOp.getExpr(); in printMemri()
|
| H A D | AVRMCCodeEmitter.cpp | 141 auto OffsetOp = MI.getOperand(OpNo + 1); in encodeMemri() local 161 if (OffsetOp.isImm()) { in encodeMemri() 162 OffsetBits = OffsetOp.getImm(); in encodeMemri() 163 } else if (OffsetOp.isExpr()) { in encodeMemri() 165 Fixups.push_back(MCFixup::create(0, OffsetOp.getExpr(), in encodeMemri()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/MCTargetDesc/ |
| H A D | BPFInstPrinter.cpp | 73 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemOperand() local 80 if (OffsetOp.isImm()) { in printMemOperand() 81 auto Imm = OffsetOp.getImm(); in printMemOperand()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegisterInfo.cpp | 123 Register OffsetOp = MRI.createVirtualRegister(PtrRC); in eliminateFrameIndex() local 126 OffsetOp) in eliminateFrameIndex() 133 .addReg(OffsetOp); in eliminateFrameIndex()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonOptAddrMode.cpp | 164 const MachineOperand &OffsetOp = MI.getOperand(3); in canRemoveAddasl() local 165 if (!OffsetOp.isImm() || OffsetOp.getImm() > 3) in canRemoveAddasl() 435 MachineOperand OffsetOp = MI->getOperand(getOffsetOpPosition(MI)); in processAddUses() local 436 if (!OffsetOp.isImm()) in processAddUses() 439 int64_t newOffset = OffsetOp.getImm() + AddMI->getOperand(2).getImm(); in processAddUses() 497 MachineOperand &OffsetOp = UseMI->getOperand(getOffsetOpPosition(UseMI)); in updateAddUses() local 501 OffsetOp.setImm(ImmOp.getImm() + OffsetOp.getImm()); in updateAddUses()
|
| H A D | HexagonInstrInfo.cpp | 2049 const MachineOperand &OffsetOp = MI.getOperand(OffsetPos); in getIncrementValue() local 2050 if (OffsetOp.isImm()) { in getIncrementValue() 2051 Value = OffsetOp.getImm(); in getIncrementValue() 3281 const MachineOperand &OffsetOp = MI.getOperand(OffsetPos); in getBaseAndOffset() local 3282 if (!OffsetOp.isImm()) in getBaseAndOffset() 3284 Offset = OffsetOp.getImm(); in getBaseAndOffset()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 890 MachineOperand *OffsetOp = TII->getNamedOperand(MI, AMDGPU::OpName::offset); in resolveFrameIndex() local 891 int64_t NewOffset = OffsetOp->getImm() + Offset; in resolveFrameIndex() 901 OffsetOp->setImm(NewOffset); in resolveFrameIndex() 913 OffsetOp->setImm(NewOffset); in resolveFrameIndex() 2279 MachineOperand *OffsetOp = in eliminateFrameIndex() local 2281 int64_t NewOffset = Offset + OffsetOp->getImm(); in eliminateFrameIndex() 2284 OffsetOp->setImm(NewOffset); in eliminateFrameIndex()
|
| H A D | SIInstrInfo.cpp | 370 const MachineOperand *BaseOp, *OffsetOp; in getMemOperandsWithOffsetWidth() local 375 OffsetOp = getNamedOperand(LdSt, AMDGPU::OpName::offset); in getMemOperandsWithOffsetWidth() 376 if (OffsetOp) { in getMemOperandsWithOffsetWidth() 384 Offset = OffsetOp->getImm(); in getMemOperandsWithOffsetWidth() 487 OffsetOp = getNamedOperand(LdSt, AMDGPU::OpName::offset); in getMemOperandsWithOffsetWidth() 488 Offset = OffsetOp ? OffsetOp->getImm() : 0; in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineVerifier.cpp | 1503 const MachineOperand &OffsetOp = MI->getOperand(2); in verifyPreISelGenericInstruction() local 1504 if (!OffsetOp.isImm()) { in verifyPreISelGenericInstruction() 1514 if (DstSize + OffsetOp.getImm() > SrcSize) in verifyPreISelGenericInstruction() 1525 const MachineOperand &OffsetOp = MI->getOperand(3); in verifyPreISelGenericInstruction() local 1526 if (!OffsetOp.isImm()) { in verifyPreISelGenericInstruction() 1537 if (SrcSize + OffsetOp.getImm() > DstSize) in verifyPreISelGenericInstruction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 3757 const MCOperand &OffsetOp = Inst.getOperand(StartOp + 2); in expandMem16Inst() local 3787 if (OffsetOp.isImm()) { in expandMem16Inst() 3788 int64_t LoOffset = OffsetOp.getImm() & 0xffff; in expandMem16Inst() 3789 int64_t HiOffset = OffsetOp.getImm() & ~0xffff; in expandMem16Inst() 3799 bool Is32BitImm = isInt<32>(OffsetOp.getImm()); in expandMem16Inst() 3812 if (OffsetOp.isExpr()) { in expandMem16Inst() 3839 const MCExpr *OffExpr = OffsetOp.getExpr(); in expandMem16Inst() 3884 const MCOperand &OffsetOp = Inst.getOperand(StartOp + 2); in expandMem9Inst() local 3915 if (OffsetOp.isImm()) { in expandMem9Inst() 3922 if (OffsetOp.isExpr()) { in expandMem9Inst() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FrameLowering.cpp | 2248 const MachineOperand &OffsetOp = Pop->getOperand(Pop->getNumOperands() - 1); in emitEpilogue() local 2252 if (OffsetOp.getImm() == 0 && AfterCSRPopSize >= 0) { in emitEpilogue()
|
| H A D | AArch64ISelDAGToDAG.cpp | 1533 ConstantSDNode *OffsetOp = cast<ConstantSDNode>(LD->getOffset()); in tryIndexedLoad() local 1534 int OffsetVal = (int)OffsetOp->getZExtValue(); in tryIndexedLoad()
|
| H A D | AArch64ISelLowering.cpp | 21625 SDValue OffsetOp = Add.getOperand(1); in foldIndexIntoBase() local 21627 if (auto Offset = DAG.getSplatValue(OffsetOp)) { in foldIndexIntoBase()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 8467 SDValue OffsetOp) { in InferPointerInfo() argument 8469 if (ConstantSDNode *OffsetNode = dyn_cast<ConstantSDNode>(OffsetOp)) in InferPointerInfo() 8471 if (OffsetOp.isUndef()) in InferPointerInfo()
|
| H A D | DAGCombiner.cpp | 8758 auto OffsetOp = dyn_cast<ConstantSDNode>(Op->getOperand(1)); in calculateByteProvider() local 8759 if (!OffsetOp) in calculateByteProvider() 8762 VectorIndex = OffsetOp->getZExtValue(); in calculateByteProvider()
|