| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyReplacePhysRegs.cpp | 76 for (unsigned PReg = WebAssembly::NoRegister + 1; in runOnMachineFunction()
84 unsigned VReg = WebAssembly::NoRegister; in runOnMachineFunction()
88 if (VReg == WebAssembly::NoRegister) { in runOnMachineFunction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCRegister.h | 52 static constexpr unsigned NoRegister = 0u; variable
75 assert(Val == NoRegister || isPhysicalRegister(Val)); in from()
81 constexpr bool isValid() const { return Reg != NoRegister; } in isValid()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/AsmParser/ |
| H A D | AVRAsmParser.cpp | 358 if (RegNum == AVR::NoRegister) { in parseRegisterName()
361 if (RegNum == AVR::NoRegister) { in parseRegisterName()
371 if (RegNum == AVR::NoRegister) in parseRegisterName()
378 int RegNum = AVR::NoRegister; in parseRegister()
392 if (RegNum == AVR::NoRegister && RestoreOnFailure) { in parseRegister()
406 if (RegNo == AVR::NoRegister) in tryParseRegisterOperand()
572 if (RegNo == AVR::NoRegister) in parseMemriOperand()
598 return Reg == AVR::NoRegister; in parseRegister()
607 if (Reg == AVR::NoRegister) in tryParseRegister()
758 if (RegNum != AVR::NoRegister) { in validateTargetOperandClass()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVMakeCompressible.cpp | 179 return RegImmPair(RISCV::NoRegister, 0); in getRegImmPairPreventingCompression()
212 return RegImmPair(RISCV::NoRegister, 0); in getRegImmPairPreventingCompression()
254 return RISCV::NoRegister; in analyzeCompressibleUses()
268 return RISCV::NoRegister; in analyzeCompressibleUses()
|
| H A D | RISCVFoldMasks.cpp | 113 if (MergeReg != RISCV::NoRegister && TRI->lookThruCopyLike(MergeReg, MRI) != in convertVMergeToVMv()
171 if (MI.getOperand(PassthruOpIdx).getReg() != RISCV::NoRegister) in convertToUnmasked()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUResourceUsageAnalysis.cpp | 212 MCPhysReg HighestVGPRReg = AMDGPU::NoRegister; in analyzeResourceUsage()
221 MCPhysReg HighestAGPRReg = AMDGPU::NoRegister; in analyzeResourceUsage()
228 Info.NumAGPR = HighestAGPRReg == AMDGPU::NoRegister in analyzeResourceUsage()
233 MCPhysReg HighestSGPRReg = AMDGPU::NoRegister; in analyzeResourceUsage()
243 Info.NumVGPR = HighestVGPRReg == AMDGPU::NoRegister in analyzeResourceUsage()
246 Info.NumExplicitSGPR = HighestSGPRReg == AMDGPU::NoRegister in analyzeResourceUsage()
294 case AMDGPU::NoRegister: in analyzeResourceUsage()
|
| H A D | R600RegisterInfo.cpp | 66 static const MCPhysReg CalleeSavedReg = R600::NoRegister;
74 return R600::NoRegister; in getFrameRegister()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | MVETailPredUtils.h | 113 MIB.addReg(ARM::NoRegister);
121 MIB.addReg(ARM::NoRegister);
178 MIB.addReg(ARM::NoRegister);
|
| H A D | Thumb1FrameLowering.cpp | 78 if (ScratchReg == ARM::NoRegister) in emitPrologueEpilogueSPUpdate()
184 ARM::NoRegister, MachineInstr::FrameSetup); in emitPrologue()
197 ARM::NoRegister, MachineInstr::FrameSetup); in emitPrologue()
422 unsigned ScratchRegister = ARM::NoRegister; in emitPrologue()
521 NumBytes - ArgRegsSaveSize, ARM::NoRegister, in emitEpilogue()
542 unsigned ScratchRegister = ARM::NoRegister; in emitEpilogue()
558 assert(ScratchRegister != ARM::NoRegister && in emitEpilogue()
773 ArgRegsSaveSize + 4, ARM::NoRegister, in emitPopSpecialFixUp()
820 ARM::NoRegister, MachineInstr::FrameDestroy); in emitPopSpecialFixUp()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/AsmParser/ |
| H A D | VEAsmParser.cpp | 135 VE::USRCC, VE::PSW, VE::SAR, VE::NoRegister,
136 VE::NoRegister, VE::NoRegister, VE::NoRegister, VE::PMMR,
138 VE::NoRegister, VE::NoRegister, VE::NoRegister, VE::NoRegister,
686 if (regIdx > 31 || MISCRegs[regIdx] == VE::NoRegister) in MorphToMISCReg()
815 if (RegNum == VE::NoRegister) { in parseRegisterName()
835 Reg = VE::NoRegister; in tryParseRegister()
841 if (Reg == VE::NoRegister) in tryParseRegister()
844 if (Reg != VE::NoRegister) { in tryParseRegister()
1358 Operands.push_back(BaseReg != VE::NoRegister in parseMEMAsOperand()
1364 if (BaseReg != VE::NoRegister) in parseMEMAsOperand()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | LVLGen.cpp | 57 return VE::NoRegister; in getVL()
78 if (Reg != VE::NoRegister) { in runOnMachineBasicBlock()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/Disassembler/ |
| H A D | VEDisassembler.cpp | 118 VE::USRCC, VE::PSW, VE::SAR, VE::NoRegister,
119 VE::NoRegister, VE::NoRegister, VE::NoRegister, VE::PMMR,
121 VE::NoRegister, VE::NoRegister, VE::NoRegister, VE::NoRegister,
170 unsigned Reg = VE::NoRegister; in DecodeV64RegisterClass()
207 if (Reg == VE::NoRegister) in DecodeMISCRegisterClass()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | Register.h | 111 assert(Reg == MCRegister::NoRegister || in asMCReg()
116 constexpr bool isValid() const { return Reg != MCRegister::NoRegister; } in isValid()
|
| H A D | LiveRegMatrix.h | 141 MCRegister PhysReg = MCRegister::NoRegister);
|
| H A D | RegisterClassInfo.h | 121 return MCRegister::NoRegister; in getLastCalleeSavedAlias()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/Disassembler/ |
| H A D | HexagonDisassembler.cpp | 505 assert(Producer != Hexagon::NoRegister); in getSingleInstruction()
522 assert(Producer != Hexagon::NoRegister); in getSingleInstruction()
688 static_assert(NoRegister == 0, "Expecting NoRegister to be 0"); in DecodeCtrRegsRegisterClass()
689 if (CtrlRegDecoderTable[RegNo] == NoRegister) in DecodeCtrRegsRegisterClass()
716 static_assert(NoRegister == 0, "Expecting NoRegister to be 0"); in DecodeCtrRegs64RegisterClass()
717 if (CtrlReg64DecoderTable[RegNo] == NoRegister) in DecodeCtrRegs64RegisterClass()
815 if (SysRegDecoderTable[RegNo] == Hexagon::NoRegister) in DecodeSysRegsRegisterClass()
843 if (SysReg64DecoderTable[RegNo] == Hexagon::NoRegister) in DecodeSysRegs64RegisterClass()
869 if (GuestRegDecoderTable[RegNo] == Hexagon::NoRegister) in DecodeGuestRegsRegisterClass()
896 if (GuestReg64DecoderTable[RegNo] == Hexagon::NoRegister) in DecodeGuestRegs64RegisterClass()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86AvoidStoreForwardingBlocks.cpp | 320 if (!((Base.isReg() && Base.getReg() != X86::NoRegister) || Base.isFI())) in isRelevantAddressingMode()
326 if (!(Index.isReg() && Index.getReg() == X86::NoRegister)) in isRelevantAddressingMode()
328 if (!(Segment.isReg() && Segment.getReg() == X86::NoRegister)) in isRelevantAddressingMode()
398 .addReg(X86::NoRegister) in buildCopy()
400 .addReg(X86::NoRegister) in buildCopy()
417 .addReg(X86::NoRegister) in buildCopy()
419 .addReg(X86::NoRegister) in buildCopy()
|
| H A D | X86ArgumentStackSlotRebase.cpp | 168 .addUse(X86::NoRegister) in runOnMachineFunction()
170 .addUse(X86::NoRegister) in runOnMachineFunction()
|
| H A D | X86LoadValueInjectionRetHardening.cpp | 82 if (ClobberReg != X86::NoRegister) { in runOnMachineFunction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64LowerHomogeneousPrologEpilog.cpp | 150 if (Reg == AArch64::NoRegister) in getFrameHelperName()
206 assert(Reg1 != AArch64::NoRegister); in emitStore()
207 const bool IsPaired = Reg2 != AArch64::NoRegister; in emitStore()
247 assert(Reg1 != AArch64::NoRegister); in emitLoad()
248 const bool IsPaired = Reg2 != AArch64::NoRegister; in emitLoad()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCTLSDynamicCall.cpp | 85 Register InReg = PPC::NoRegister; in processBlock()
167 assert(InReg != PPC::NoRegister && "Operand must be a register"); in processBlock()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCChecker.cpp | 37 HexagonMCChecker::Unconditional(Hexagon::NoRegister, false);
94 unsigned PredReg = Hexagon::NoRegister; in init()
136 unsigned R = MCI.getOperand(i).getReg(), S = Hexagon::NoRegister; in init()
453 if (ProducerPredInfo.Register != Hexagon::NoRegister && in checkNewValues()
573 (ProducerPredicate.Register == Hexagon::NoRegister || in registerProducer()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2786 if (SrcReg != Mips::NoRegister) in loadImmediate()
4829 unsigned ATReg = Mips::NoRegister; in expandAliasImmediate()
4917 if (FinalDstReg == Mips::NoRegister) in expandAliasImmediate()
4929 unsigned ATReg = Mips::NoRegister; in expandRotation()
4992 unsigned ATReg = Mips::NoRegister; in expandRotationImm()
5054 unsigned ATReg = Mips::NoRegister; in expandDRotation()
5117 unsigned ATReg = Mips::NoRegister; in expandDRotationImm()
5227 unsigned ATReg = Mips::NoRegister; in expandMulImm()
5250 unsigned ATReg = Mips::NoRegister; in expandMulO()
5292 unsigned ATReg = Mips::NoRegister; in expandMulOU()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
| H A D | RISCVInstPrinter.cpp | 284 if (MO.getReg() == RISCV::NoRegister) in printRegReg()
321 if (MO.getReg() == RISCV::NoRegister) in printVMaskReg()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/MCTargetDesc/ |
| H A D | AVRInstPrinter.cpp | 95 RegNum = (RegLoNum != AVR::NoRegister) ? RegLoNum : RegNum; in getPrettyRegisterName()
|