| /freebsd-14.2/contrib/llvm-project/clang/lib/AST/Interp/ |
| H A D | Pointer.h | 161 const unsigned NewBase = Base + sizeof(InlineDescriptor); in narrow() local 162 return Pointer(Pointee, NewBase, NewBase); in narrow() 215 unsigned NewBase = Base - getInlineDesc()->Offset; in getBase() local 216 return Pointer(Pointee, NewBase, NewBase); in getBase()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 112 unsigned NewBase, MachineOperand &NewOffset); 374 unsigned NewBase, int64_t NewOffset) { in fixPastUses() argument 394 MI->getOperand(BasePos).setReg(NewBase); in fixPastUses() 452 unsigned NewBase, in changeToAddrMode() argument 470 Ldst.addOperand(MachineOperand::CreateReg(NewBase, true)); in changeToAddrMode()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LoadStoreOpt.h | 50 void setBase(Register NewBase) { BaseReg = NewBase; } in setBase() argument
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVRegisterInfo.cpp | 333 Register NewBase = MRI.createVirtualRegister(&RISCV::GPRRegClass); in lowerVSPILL() local 345 BuildMI(MBB, II, DL, TII->get(RISCV::ADD), NewBase) in lowerVSPILL() 348 Base = NewBase; in lowerVSPILL() 410 Register NewBase = MRI.createVirtualRegister(&RISCV::GPRRegClass); in lowerVRELOAD() local 417 BuildMI(MBB, II, DL, TII->get(RISCV::ADD), NewBase) in lowerVRELOAD() 420 Base = NewBase; in lowerVRELOAD()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMLoadStoreOptimizer.cpp | 683 unsigned NewBase; in CreateLoadStoreMulti() local 687 NewBase = Regs[NumRegs-1].first; in CreateLoadStoreMulti() 699 if (NewBase == 0) in CreateLoadStoreMulti() 737 if (Base != NewBase && in CreateLoadStoreMulti() 740 if (isARMLowRegister(NewBase) && isARMLowRegister(Base) && in CreateLoadStoreMulti() 748 BuildMI(MBB, InsertBefore, DL, TII->get(ARM::tMOVr), NewBase) in CreateLoadStoreMulti() 753 Base = NewBase; in CreateLoadStoreMulti() 758 BuildMI(MBB, InsertBefore, DL, TII->get(BaseOpc), NewBase) in CreateLoadStoreMulti() 763 BuildMI(MBB, InsertBefore, DL, TII->get(BaseOpc), NewBase) in CreateLoadStoreMulti() 769 BuildMI(MBB, InsertBefore, DL, TII->get(BaseOpc), NewBase) in CreateLoadStoreMulti() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | Loads.cpp | 312 const auto *NewBase = dyn_cast<SCEVUnknown>(StartS->getOperand(1)); in isDereferenceableAndAlignedInLoop() local 313 if (StartS->getNumOperands() == 2 && Offset && NewBase) { in isDereferenceableAndAlignedInLoop() 319 Base = NewBase->getValue(); in isDereferenceableAndAlignedInLoop()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 543 Register NewBase = Stores[0].Ptr->getReg(0); in tryOptimizeConsecStores() local 549 NewBase, NewOff); in tryOptimizeConsecStores()
|
| H A D | AArch64LegalizerInfo.cpp | 1574 Register NewBase; in matchLDPSTPAddrMode() local 1576 if (mi_match(Root, MRI, m_GPtrAdd(m_Reg(NewBase), m_ICst(NewOffset))) && in matchLDPSTPAddrMode() 1578 Base = NewBase; in matchLDPSTPAddrMode()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | GuardWidening.cpp | 248 void setBase(const Value *NewBase) { Base = NewBase; } in setBase() argument
|
| H A D | SeparateConstOffsetFromGEP.cpp | 1328 Value *NewBase = in swapGEPOperand() local 1331 if (!getObjectSize(NewBase, ObjectSize, DAL, TLI) || in swapGEPOperand()
|
| H A D | LoopStrengthReduce.cpp | 3801 Formula NewBase = Base; in GenerateCombinations() local 3802 NewBase.BaseRegs.clear(); in GenerateCombinations() 3812 NewBase.BaseRegs.push_back(BaseReg); in GenerateCombinations() 3822 Formula F = NewBase; in GenerateCombinations() 3843 if (NewBase.UnfoldedOffset) { in GenerateCombinations() 3845 Ops.push_back(SE.getConstant(CombinedIntegerType, NewBase.UnfoldedOffset, in GenerateCombinations() 3847 NewBase.UnfoldedOffset = 0; in GenerateCombinations()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachinePipeliner.cpp | 962 unsigned BasePos = 0, OffsetPos = 0, NewBase = 0; in changeDependences() local 964 if (!canUseLastOffsetValue(I.getInstr(), BasePos, OffsetPos, NewBase, in changeDependences() 977 MachineInstr *LastMI = MRI.getUniqueVRegDef(NewBase); in changeDependences() 1008 SDep Dep(&I, SDep::Anti, NewBase); in changeDependences() 1014 InstrChanges[&I] = std::make_pair(NewBase, NewOffset); in changeDependences() 2557 unsigned &NewBase, in canUseLastOffsetValue() argument 2603 NewBase = PrevReg; in canUseLastOffsetValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachinePipeliner.h | 312 unsigned &OffsetPos, unsigned &NewBase,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfDebug.cpp | 2845 const MCSymbol *NewBase = DD.getSectionLabel(&Begin->getSection()); in emitRangeList() local 2847 Base = NewBase; in emitRangeList() 2852 } else if (NewBase != Begin || P.second.size() > 1) { in emitRangeList() 2856 Base = NewBase; in emitRangeList()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SILoadStoreOptimizer.cpp | 264 void updateBaseAndOffset(MachineInstr &I, Register NewBase, 2021 Register NewBase, in updateBaseAndOffset() argument 2024 Base->setReg(NewBase); in updateBaseAndOffset()
|
| /freebsd-14.2/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaPseudoObject.cpp | 97 auto *NewBase = rebuild(refExpr->getBase()); in rebuildMSPropertySubscriptExpr() local 100 NewBase, in rebuildMSPropertySubscriptExpr()
|
| H A D | TreeTransform.h | 6490 QualType NewBase = in TransformUnaryTransformType() local 6492 Result = getDerived().RebuildUnaryTransformType(NewBase, in TransformUnaryTransformType()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1634 SDValue NewBase = OldBase; in findAddrModeSVELoadStore() local 1638 N, OldBase, NewBase, NewOffset); in findAddrModeSVELoadStore() 1643 !IsRegImm && SelectSVERegRegAddrMode(OldBase, Scale, NewBase, NewOffset); in findAddrModeSVELoadStore() 1646 return std::make_tuple(IsRegReg ? Opc_rr : Opc_ri, NewBase, NewOffset); in findAddrModeSVELoadStore()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 4587 auto NewBase = in matchReassocConstantInnerRHS() local 4590 MI.getOperand(1).setReg(NewBase.getReg(0)); in matchReassocConstantInnerRHS()
|
| /freebsd-14.2/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGBuiltin.cpp | 20933 llvm::Value *NewBase = IsLoad ? Builder.CreateExtractValue(Result, 1) in EmitHexagonBuiltinExpr() local 20938 Builder.CreateAlignedStore(NewBase, LV, Dest.getAlignment()); in EmitHexagonBuiltinExpr()
|