| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | AggressiveInstCombine.cpp | 349 const APInt *MinC, *MaxC; in tryToFPToSat() local
351 m_APInt(MinC))), in tryToFPToSat()
355 m_APInt(MinC)))) in tryToFPToSat()
359 if (!(*MinC + 1).isPowerOf2() || -*MaxC != *MinC + 1) in tryToFPToSat()
365 IntegerType::get(IntTy->getContext(), (*MinC + 1).exactLogBase2() + 1); in tryToFPToSat()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstCombineIntrinsic.cpp | 483 auto *MinC = Constant::getIntegerValue(ArgTy, MinValue); in simplifyX86pack() local
485 Arg0 = Builder.CreateSelect(Builder.CreateICmpSLT(Arg0, MinC), MinC, Arg0); in simplifyX86pack()
486 Arg1 = Builder.CreateSelect(Builder.CreateICmpSLT(Arg1, MinC), MinC, Arg1); in simplifyX86pack()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULowerModuleLDSPass.cpp | 684 auto *MinC = ConstantAsMetadata::get(ConstantInt::get(IntTy, Address)); in recordLDSAbsoluteAddress() local
687 MDNode::get(Ctx, {MinC, MaxC})); in recordLDSAbsoluteAddress()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.cpp | 355 ConstantInt *MinC; in isSSATMinMaxPattern() local
359 PatternMatch::match(MinRHS, PatternMatch::m_ConstantInt(MinC)) && in isSSATMinMaxPattern()
360 MinC->getValue() == ((-Imm) - 1)) in isSSATMinMaxPattern()
|
| H A D | ARMISelLowering.cpp | 17931 APInt MinC = Min.getConstantOperandAPInt(1); in PerformMinMaxToSatCombine() local
17935 !(MinC + 1).isPowerOf2()) in PerformMinMaxToSatCombine()
17939 if (MinC == ~MaxC) in PerformMinMaxToSatCombine()
17941 DAG.getConstant(MinC.countr_one(), DL, VT)); in PerformMinMaxToSatCombine()
17944 DAG.getConstant(MinC.countr_one(), DL, VT)); in PerformMinMaxToSatCombine()
17981 APInt MinC, MaxC; in PerformMinMaxCombine() local
17982 if (!ISD::isConstantSplatVector(Min->getOperand(1).getNode(), MinC) || in PerformMinMaxCombine()
17983 MinC != SaturateC) in PerformMinMaxCombine()
18024 APInt MinC; in PerformMinMaxCombine() local
18025 if (!ISD::isConstantSplatVector(Min->getOperand(1).getNode(), MinC) || in PerformMinMaxCombine()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/IPO/ |
| H A D | WholeProgramDevirt.cpp | 1681 auto *MinC = ConstantAsMetadata::get(ConstantInt::get(IntPtrTy, Min)); in importConstant() local
1684 MDNode::get(M.getContext(), {MinC, MaxC})); in importConstant()
|
| H A D | LowerTypeTests.cpp | 996 auto *MinC = ConstantAsMetadata::get(ConstantInt::get(IntPtrTy, Min)); in importTypeId() local
999 MDNode::get(M.getContext(), {MinC, MaxC})); in importTypeId()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4178 SDValue MinC = DAG.getConstant( in LowerVectorFP_TO_INT_SAT() local
4180 SDValue Min = DAG.getNode(ISD::SMIN, DL, IntVT, NativeCvt, MinC); in LowerVectorFP_TO_INT_SAT()
4185 SDValue MinC = DAG.getConstant( in LowerVectorFP_TO_INT_SAT() local
4187 Sat = DAG.getNode(ISD::UMIN, DL, IntVT, NativeCvt, MinC); in LowerVectorFP_TO_INT_SAT()
4234 SDValue MinC = DAG.getConstant( in LowerFP_TO_INT_SAT() local
4236 SDValue Min = DAG.getNode(ISD::SMIN, DL, DstVT, NativeCvt, MinC); in LowerFP_TO_INT_SAT()
4241 SDValue MinC = DAG.getConstant( in LowerFP_TO_INT_SAT() local
4243 Sat = DAG.getNode(ISD::UMIN, DL, DstVT, NativeCvt, MinC); in LowerFP_TO_INT_SAT()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 5602 const APInt &MinC = MinCOp->getAPIntValue(); in isSaturatingMinMax() local
5604 APInt MinCPlus1 = MinC + 1; in isSaturatingMinMax()
6305 const APInt &MinC = APIntOps::smin(APRhs, APLhs); in foldAndOrOfSETCC() local
6306 APInt Dif = MaxC - MinC; in foldAndOrOfSETCC()
6312 DAG.getConstant(MinC, DL, OpVT)); in foldAndOrOfSETCC()
6318 DAG.getConstant(-MinC, DL, OpVT)); in foldAndOrOfSETCC()
|