| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | EarlyCSE.cpp | 1041 auto MaskOp = [](const IntrinsicInst *II) { in isNonTargetIntrinsicMatch() local
1067 if (MaskOp(Earlier) == MaskOp(Later) && ThruOp(Earlier) == ThruOp(Later)) in isNonTargetIntrinsicMatch()
1071 return IsSubmask(MaskOp(Later), MaskOp(Earlier)); in isNonTargetIntrinsicMatch()
1078 if (!IsSubmask(MaskOp(Later), MaskOp(Earlier))) in isNonTargetIntrinsicMatch()
1086 return IsSubmask(MaskOp(Later), MaskOp(Earlier)); in isNonTargetIntrinsicMatch()
1093 return IsSubmask(MaskOp(Earlier), MaskOp(Later)); in isNonTargetIntrinsicMatch()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEInstrPatternsVec.td | 123 class Mask_Binary<ValueType MaskVT, SDPatternOperator MaskOp, string InstName> :
124 Pat<(MaskVT (MaskOp MaskVT:$ma, MaskVT:$mb)), (!cast<Instruction>(InstName#"mm") $ma, $mb)>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUTargetTransformInfo.cpp | 1072 Value *MaskOp = II->getArgOperand(1); in rewriteIntrinsicWithAddressSpace() local
1073 Type *MaskTy = MaskOp->getType(); in rewriteIntrinsicWithAddressSpace()
1088 KnownBits Known = computeKnownBits(MaskOp, DL, 0, nullptr, II); in rewriteIntrinsicWithAddressSpace()
1098 MaskOp = B.CreateTrunc(MaskOp, MaskTy); in rewriteIntrinsicWithAddressSpace()
1102 {NewV, MaskOp}); in rewriteIntrinsicWithAddressSpace()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb2InstrInfo.cpp | 799 MachineOperand &MaskOp = Instr.getOperand(0); in recomputeVPTBlockMask() local
800 assert(MaskOp.isImm() && "Operand 0 is not the block mask of the VPT/VPST?!"); in recomputeVPTBlockMask()
831 MaskOp.setImm((int64_t)(BlockMask)); in recomputeVPTBlockMask()
|
| H A D | ARMISelLowering.cpp | 14539 SDValue MaskOp = N0.getOperand(1); in PerformORCombineToBFI() local
14540 ConstantSDNode *MaskC = dyn_cast<ConstantSDNode>(MaskOp); in PerformORCombineToBFI()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 2386 auto SkipImpliedMask = [](SDValue MaskOp, uint64_t MaskBits) { in LowerShift() argument
2387 if (MaskOp.getOpcode() != ISD::AND) in LowerShift()
2388 return MaskOp; in LowerShift()
2389 SDValue LHS = MaskOp.getOperand(0); in LowerShift()
2390 SDValue RHS = MaskOp.getOperand(1); in LowerShift()
2391 if (MaskOp.getValueType().isVector()) { in LowerShift()
2398 MaskOp = LHS; in LowerShift()
2405 MaskOp = LHS; in LowerShift()
2408 return MaskOp; in LowerShift()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86InstComments.cpp | 269 unsigned MaskOp = Desc.getNumDefs(); in printMasking() local
271 if (Desc.getOperandConstraint(MaskOp, MCOI::TIED_TO) != -1) in printMasking()
272 ++MaskOp; in printMasking()
274 const char *MaskRegName = getRegName(MI->getOperand(MaskOp).getReg()); in printMasking()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineVerifier.cpp | 1602 const MachineOperand &MaskOp = MI->getOperand(3); in verifyPreISelGenericInstruction() local
1603 if (!MaskOp.isShuffleMask()) { in verifyPreISelGenericInstruction()
1623 ArrayRef<int> MaskIdxes = MaskOp.getShuffleMask(); in verifyPreISelGenericInstruction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 3325 static bool usesAllOnesMask(SDValue MaskOp, SDValue GlueOp) { in usesAllOnesMask() argument
3327 if (!isa<RegisterSDNode>(MaskOp) || in usesAllOnesMask()
3328 cast<RegisterSDNode>(MaskOp)->getReg() != RISCV::V0) in usesAllOnesMask()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 950 SDValue MaskOp = OpVal.getOperand(*MaskPos); in match() local
951 if (RootMaskOp != MaskOp && in match()
952 !ISD::isConstantSplatVectorAllOnes(MaskOp.getNode())) in match()
6647 SDValue MaskOp = N->getOperand(1); in BackwardsPropagateMask() local
6655 SDValue(FixupNode, 0), MaskOp); in BackwardsPropagateMask()
6658 DAG.UpdateNodeOperands(And.getNode(), SDValue(FixupNode, 0), MaskOp); in BackwardsPropagateMask()
6668 DAG.getNode(ISD::AND, SDLoc(Op0), Op0.getValueType(), Op0, MaskOp); in BackwardsPropagateMask()
6672 DAG.getNode(ISD::AND, SDLoc(Op1), Op1.getValueType(), Op1, MaskOp); in BackwardsPropagateMask()
6684 SDValue(Load, 0), MaskOp); in BackwardsPropagateMask()
6688 DAG.UpdateNodeOperands(And.getNode(), SDValue(Load, 0), MaskOp), 0); in BackwardsPropagateMask()
|
| H A D | SelectionDAGBuilder.cpp | 8067 SDValue MaskOp = getValue(VPIntrin.getOperand(3)); in visitVPCmp() local
8077 DAG.getSetCCVP(DL, DestVT, Op1, Op2, Condition, MaskOp, EVL)); in visitVPCmp()
|