Home
last modified time | relevance | path

Searched refs:InputArg (Results 1 – 25 of 64) sorted by relevance

123

/freebsd-14.2/contrib/llvm-project/clang/include/clang/Driver/
H A DInputInfo.h32 InputArg, enumerator
38 const llvm::opt::Arg *InputArg; member
65 : Kind(InputArg), Act(nullptr), Type(_Type), BaseInput(_BaseInput) { in InputInfo()
66 Data.InputArg = _InputArg; in InputInfo()
70 : Kind(InputArg), Act(A), Type(GetActionType(A)), BaseInput(_BaseInput) { in InputInfo()
71 Data.InputArg = _InputArg; in InputInfo()
76 bool isInputArg() const { return Kind == InputArg; } in isInputArg()
89 return *Data.InputArg; in getInputArg()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsCCState.h47 void PreAnalyzeCallResultForF128(const SmallVectorImpl<ISD::InputArg> &Ins,
64 PreAnalyzeFormalArgumentsForF128(const SmallVectorImpl<ISD::InputArg> &Ins);
67 PreAnalyzeCallResultForVectorFloat(const SmallVectorImpl<ISD::InputArg> &Ins,
71 const SmallVectorImpl<ISD::InputArg> &Ins);
131 void PreAnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeFormalArguments()
139 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
151 void PreAnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeCallResult()
161 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
H A DMipsCCState.cpp87 const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeCallResultForF128()
112 const SmallVectorImpl<ISD::InputArg> &Ins, const Type *RetTy) { in PreAnalyzeCallResultForVectorFloat()
181 const SmallVectorImpl<ISD::InputArg> &Ins) { in PreAnalyzeFormalArgumentsForF128()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.h123 const SmallVectorImpl<ISD::InputArg> &Ins,
129 const SmallVectorImpl<ISD::InputArg> &Ins,
135 const SmallVectorImpl<ISD::InputArg> &Ins,
144 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.h145 const SmallVectorImpl<ISD::InputArg> &Ins,
151 const SmallVectorImpl<ISD::InputArg> &Ins,
157 const SmallVectorImpl<ISD::InputArg> &Ins,
163 const SmallVectorImpl<ISD::InputArg> &Ins,
H A DMSP430ISelLowering.cpp447 const SmallVectorImpl<ISD::InputArg> &Ins) { in AnalyzeVarArgs()
551 const SmallVectorImpl<ISD::InputArg> &Ins) { in AnalyzeRetResult()
569 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerFormalArguments()
592 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall()
620 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerCCCArguments()
809 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerCCCCallTo()
936 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerCallResult()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetCallingConv.h195 struct InputArg { struct
211 InputArg() = default; argument
212 InputArg(ArgFlagsTy flags, EVT vt, EVT argvt, bool used, in InputArg() function
H A DCallingConvLower.h262 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins,
266 void AnalyzeArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeArguments()
301 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins,
509 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCCCState.h25 PreAnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins);
50 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
H A DPPCISelLowering.h1236 const SmallVectorImpl<ISD::InputArg> &Ins) const;
1249 const SmallVectorImpl<ISD::InputArg> &Ins,
1333 const SmallVectorImpl<ISD::InputArg> &Ins,
1341 const SmallVectorImpl<ISD::InputArg> &Ins,
1347 const SmallVectorImpl<ISD::InputArg> &Ins,
1370 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1374 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1378 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1389 const SmallVectorImpl<ISD::InputArg> &Ins,
1396 const SmallVectorImpl<ISD::InputArg> &Ins,
[all …]
H A DPPCCCState.cpp27 const SmallVectorImpl<ISD::InputArg> &Ins) { in PreAnalyzeFormalArguments()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.h222 const SmallVectorImpl<ISD::InputArg> &ArgInfo,
255 const SmallVectorImpl<ISD::InputArg> &Ins,
264 const SmallVectorImpl<ISD::InputArg> &Ins,
322 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.h145 const SmallVectorImpl<ISD::InputArg> &Ins,
153 const SmallVectorImpl<ISD::InputArg> &Ins,
204 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.h86 const SmallVectorImpl<ISD::InputArg> &Ins,
100 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.h131 const SmallVectorImpl<ISD::InputArg> &Ins,
136 const SmallVectorImpl<ISD::InputArg> &Ins,
141 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.h56 const ISD::InputArg *Arg = nullptr) const;
63 const ISD::InputArg &Arg) const;
144 bool Signed, const ISD::InputArg *Arg = nullptr) const;
377 const SmallVectorImpl<ISD::InputArg> &Ins,
401 const SmallVectorImpl<ISD::InputArg> &Ins,
412 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
558 const SmallVectorImpl<ISD::InputArg> &Ins,
H A DR600ISelLowering.h43 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.h85 const SmallVectorImpl<ISD::InputArg> &Ins,
99 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DCallingConvLower.cpp85 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
162 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult()
264 const SmallVectorImpl<ISD::InputArg> &Ins, in resultsCompatible()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.h183 const SmallVectorImpl<ISD::InputArg> &Ins,
190 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/clang/lib/Driver/
H A DDriver.cpp3707 recordHostAction(HostAction, InputArg); in addDeviceDependencesToHostAction()
3760 recordHostAction(HostAction, InputArg); in addHostDependenceToDeviceActions()
3778 recordHostAction(HostAction, InputArg); in addHostDependenceToDeviceActions()
3816 recordHostAction(HostAction, InputArg); in appendTopLevelActions()
3839 recordHostAction(HostAction, InputArg); in appendTopLevelActions()
4000 const Arg *InputArg = I.second; in handleArguments() local
4009 if (InputArg->isClaimed()) in handleArguments()
4013 InputArg->claim(); in handleArguments()
4133 const Arg *InputArg = I.second; in BuildActions() local
4274 const Arg *InputArg = I.second; in BuildActions() local
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.h158 const SmallVectorImpl<ISD::InputArg> &Ins,
251 const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.h51 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.h1601 const SmallVectorImpl<ISD::InputArg> &Ins,
1606 const SmallVectorImpl<ISD::InputArg> &ArgInfo,
1623 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG &DAG) const;
1697 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.h142 const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG& DAG) const;
213 const SmallVectorImpl<ISD::InputArg> &Ins,
234 const SmallVectorImpl<ISD::InputArg> &Ins,

123