Home
last modified time | relevance | path

Searched refs:HasDisjunctSubRegs (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DCodeGenRegisters.h159 bool HasDisjunctSubRegs = false; variable
344 bool HasDisjunctSubRegs; variable
H A DCodeGenRegisters.cpp157 HasDisjunctSubRegs(false), Constant(R->getValueAsBit("isConstant")), in CodeGenRegister()
273 HasDisjunctSubRegs = ExplicitSubRegs.size() > 1; in computeSubRegs()
296 HasDisjunctSubRegs |= ESR->HasDisjunctSubRegs; in computeSubRegs()
2196 RC.HasDisjunctSubRegs = false; in computeDerivedInfo()
2199 RC.HasDisjunctSubRegs |= Reg->HasDisjunctSubRegs; in computeDerivedInfo()
H A DRegisterInfoEmitter.cpp1415 << (RC.HasDisjunctSubRegs ? "true" : "false") in runTargetDesc()
1845 OS << "\tHasDisjunctSubRegs: " << RC.HasDisjunctSubRegs << '\n'; in debugDump()
1883 OS << "\tHasDisjunctSubRegs: " << R.HasDisjunctSubRegs << '\n'; in debugDump()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h66 const bool HasDisjunctSubRegs; variable
H A DMachineRegisterInfo.h228 return subRegLivenessEnabled() && RC.HasDisjunctSubRegs; in shouldTrackSubRegLiveness()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DScheduleDAGInstrs.cpp381 if (!RC.HasDisjunctSubRegs) in getLaneMaskForMO()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64LoadStoreOptimizer.cpp1430 if (RegClass->HasDisjunctSubRegs) { in canRenameMOP()