| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86ShuffleDecode.cpp | 282 unsigned HalfSize = NumElts / 2; in DecodeVPERM2X128Mask() local
286 unsigned HalfBegin = (HalfMask & 0x3) * HalfSize; in DecodeVPERM2X128Mask()
287 for (unsigned i = HalfBegin, e = HalfBegin + HalfSize; i != e; ++i) in DecodeVPERM2X128Mask()
|
| /freebsd-14.2/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | arm_mve_defs.td | 317 class HalfSize<Type k> : ComplexType<(CTO_ScaleSize<1, 2> k)>;
338 def HalfScalar: HalfSize<Scalar>;
340 def UHalfScalar: Unsigned<HalfSize<Scalar>>;
397 def imm_1toHalfN : Immediate<sint, IB_EltBit<1, HalfSize<Scalar>>>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 3260 unsigned HalfSize; in emitPseudoXVINSGR2VR() local
3265 HalfSize = 16; in emitPseudoXVINSGR2VR()
3269 HalfSize = 8; in emitPseudoXVINSGR2VR()
3285 if (Idx >= HalfSize) { in emitPseudoXVINSGR2VR()
3300 .addImm(Idx >= HalfSize ? Idx - HalfSize : Idx); in emitPseudoXVINSGR2VR()
3303 if (Idx >= HalfSize) in emitPseudoXVINSGR2VR()
3311 if (Idx >= HalfSize) in emitPseudoXVINSGR2VR()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 2799 unsigned HalfSize = Indices.size() / 2; in lowerVECTOR_SHUFFLE_ILVL() local
2807 if (fitsRegularPattern<int>(Begin, 2, End, HalfSize, 1)) in lowerVECTOR_SHUFFLE_ILVL()
2809 else if (fitsRegularPattern<int>(Begin, 2, End, Indices.size() + HalfSize, 1)) in lowerVECTOR_SHUFFLE_ILVL()
2816 if (fitsRegularPattern<int>(Begin + 1, 2, End, HalfSize, 1)) in lowerVECTOR_SHUFFLE_ILVL()
2818 else if (fitsRegularPattern<int>(Begin + 1, 2, End, Indices.size() + HalfSize, in lowerVECTOR_SHUFFLE_ILVL()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 2195 unsigned HalfSize = Size / 2; in applyCombineShiftToUnmerge() local
2196 assert(ShiftVal >= HalfSize); in applyCombineShiftToUnmerge()
2198 LLT HalfTy = LLT::scalar(HalfSize); in applyCombineShiftToUnmerge()
2202 unsigned NarrowShiftAmt = ShiftVal - HalfSize; in applyCombineShiftToUnmerge()
2236 Builder.buildConstant(HalfTy, HalfSize - 1)); in applyCombineShiftToUnmerge()
2238 if (ShiftVal == HalfSize) { in applyCombineShiftToUnmerge()
2251 Builder.buildConstant(HalfTy, ShiftVal - HalfSize)); in applyCombineShiftToUnmerge()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/IR/ |
| H A D | AutoUpgrade.cpp | 3214 unsigned HalfSize = NumElts / 2; in UpgradeIntrinsicCall() local
3226 unsigned StartIndex = (Imm & 0x01) ? HalfSize : 0; in UpgradeIntrinsicCall()
3227 for (unsigned i = 0; i < HalfSize; ++i) in UpgradeIntrinsicCall()
3231 StartIndex = (Imm & 0x10) ? HalfSize : 0; in UpgradeIntrinsicCall()
3232 for (unsigned i = 0; i < HalfSize; ++i) in UpgradeIntrinsicCall()
3233 ShuffleMask[i + HalfSize] = NumElts + StartIndex + i; in UpgradeIntrinsicCall()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 12444 unsigned HalfSize = VecWidth / 2; in isConstantSplat() local
12445 APInt HighValue = SplatValue.extractBits(HalfSize, HalfSize); in isConstantSplat()
12446 APInt LowValue = SplatValue.extractBits(HalfSize, 0); in isConstantSplat()
12447 APInt HighUndef = SplatUndef.extractBits(HalfSize, HalfSize); in isConstantSplat()
12448 APInt LowUndef = SplatUndef.extractBits(HalfSize, 0); in isConstantSplat()
12452 MinSplatBits > HalfSize) in isConstantSplat()
12458 VecWidth = HalfSize; in isConstantSplat()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 877 unsigned HalfSize = Width / 2; in SystemZVectorConstantInfo() local
878 APInt HighValue = SplatBits.lshr(HalfSize).trunc(HalfSize); in SystemZVectorConstantInfo()
879 APInt LowValue = SplatBits.trunc(HalfSize); in SystemZVectorConstantInfo()
882 if (HighValue != LowValue || 8 > HalfSize) in SystemZVectorConstantInfo()
886 Width = HalfSize; in SystemZVectorConstantInfo()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4497 unsigned HalfSize = EltSize / 2; in isExtendedBUILD_VECTOR() local
4499 if (!isIntN(HalfSize, C->getSExtValue())) in isExtendedBUILD_VECTOR()
4502 if (!isUIntN(HalfSize, C->getZExtValue())) in isExtendedBUILD_VECTOR()
17050 unsigned HalfSize = VT.getScalarSizeInBits() / 2; in performMulVectorCmpZeroCombine() local
17051 if (!V1.isMask(HalfSize) || V2 != (1ULL | 1ULL << HalfSize) || in performMulVectorCmpZeroCombine()
17052 V3 != (HalfSize - 1)) in performMulVectorCmpZeroCombine()
17056 EVT::getIntegerVT(*DAG.getContext(), HalfSize), in performMulVectorCmpZeroCombine()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 9616 unsigned HalfSize = Mask.size() / 2; in hasIdenticalHalvesShuffleMask() local
9617 for (unsigned i = 0; i != HalfSize; ++i) { in hasIdenticalHalvesShuffleMask()
9618 if (Mask[i] != Mask[i + HalfSize]) in hasIdenticalHalvesShuffleMask()
11612 int HalfSize = Size / 2; in matchShuffleAsEXTRQ() local
11622 int Len = HalfSize; in matchShuffleAsEXTRQ()
11640 if (i > M || M >= HalfSize) in matchShuffleAsEXTRQ()
11654 assert((Idx + Len) <= HalfSize && "Illegal extraction mask"); in matchShuffleAsEXTRQ()
11668 int HalfSize = Size / 2; in matchShuffleAsINSERTQ() local
11675 for (int Idx = 0; Idx != HalfSize; ++Idx) { in matchShuffleAsINSERTQ()
11691 for (int Hi = Idx + 1; Hi <= HalfSize; ++Hi) { in matchShuffleAsINSERTQ()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9434 unsigned HalfSize = EltSize / 2; in isExtendedBUILD_VECTOR() local
9436 if (!isIntN(HalfSize, C->getSExtValue())) in isExtendedBUILD_VECTOR()
9439 if (!isUIntN(HalfSize, C->getZExtValue())) in isExtendedBUILD_VECTOR()
|