| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonFrameLowering.cpp | 449 if (needsStackFrame(I, CSR, HRI)) in findShrunkPrologEpilog() 597 auto &HRI = *HST.getRegisterInfo(); in insertPrologueInBlock() local 615 Register SP = HRI.getStackRegister(); in insertPrologueInBlock() 770 auto &HRI = *HST.getRegisterInfo(); in insertEpilogueInBlock() local 892 auto &HRI = *HST.getRegisterInfo(); in insertAllocframe() local 1038 auto &HRI = *HST.getRegisterInfo(); in insertCFIInstructionsAt() local 1050 unsigned DwFPReg = HRI.getDwarfRegNum(HRI.getFrameRegister(), true); in insertCFIInstructionsAt() 1051 unsigned DwRAReg = HRI.getDwarfRegNum(HRI.getRARegister(), true); in insertCFIInstructionsAt() 1890 LivePhysRegs LPR(HRI); in expandStoreVec2() 2083 SavedRegs.resize(HRI.getNumRegs()); in determineCalleeSaves() [all …]
|
| H A D | HexagonVLIWPacketizer.cpp | 117 const HexagonRegisterInfo *HRI = nullptr; member in __anon44560b130111::HexagonPacketizer 140 HRI = MF.getSubtarget<HexagonSubtarget>().getRegisterInfo(); in INITIALIZE_PASS_DEPENDENCY() 213 HRI = HST.getRegisterInfo(); in runOnMachineFunction() 305 if (DepReg == HRI->getRARegister()) in isCallDependent() 309 if (DepReg == HRI->getFrameRegister() || DepReg == HRI->getStackRegister()) in isCallDependent() 490 if (HII->isValidOffset(Opc, NewOff, HRI)) { in useCallersSP() 800 if (R == DepReg || HRI->isSuperRegister(DepReg, R)) in canPromoteToNewValueStore() 1238 doesModifyCalleeSavedReg(J, HRI)) || in hasControlDependence() 1240 doesModifyCalleeSavedReg(I, HRI))) in hasControlDependence() 1436 RC = HRI->getMinimalPhysRegClass(DepReg); in isLegalToPacketizeTogether() [all …]
|
| H A D | HexagonInstrInfo.cpp | 921 LivePhysRegs LiveAtMI(HRI); in copyPhysReg() 952 << printReg(DestReg, &HRI) << " = " << printReg(SrcReg, &HRI) << '\n'; in copyPhysReg() 1056 LivePhysRegs LiveIn(HRI), LiveOut(HRI); in expandPostRAPseudo() 1133 .addReg(HRI.getFrameRegister()) in expandPostRAPseudo() 1195 HRI.getSubReg(DstReg, Hexagon::vsub_lo)) in expandPostRAPseudo() 1746 if (!MI.modifiesRegister(PR, &HRI)) in ClobbersPredicate() 3915 HRI.getStackRegister() == SrcReg && in getDuplexCandidateGroup() 3972 if (isDblRegForSubInst(DstReg, HRI) && in getDuplexCandidateGroup() 3974 HRI.getStackRegister() == SrcReg && in getDuplexCandidateGroup() 4080 if (isDblRegForSubInst(Src2Reg, HRI) && in getDuplexCandidateGroup() [all …]
|
| H A D | HexagonGenMux.cpp | 89 const HexagonRegisterInfo *HRI = nullptr; member in __anon82dbcfb30111::HexagonGenMux 147 for (MCPhysReg I : HRI->subregs(Reg)) in getSubRegs() 181 unsigned NR = HRI->getNumRegs(); in buildMaps() 349 LivePhysRegs LPR(*HRI); in genMuxInBlock() 352 for (MCPhysReg S : HRI->subregs_inclusive(Reg)) in genMuxInBlock() 381 HRI = MF.getSubtarget<HexagonSubtarget>().getRegisterInfo(); in runOnMachineFunction()
|
| H A D | HexagonVExtract.cpp | 104 const auto &HRI = *HST->getRegisterInfo(); in runOnMachineFunction() local 140 Align Alignment = HRI.getSpillAlign(VecRC); in runOnMachineFunction() 146 int FI = MFI.CreateStackObject(HRI.getSpillSize(VecRC), Alignment, in runOnMachineFunction() 161 unsigned VecSize = HRI.getRegSizeInBits(VecRC) / 8; in runOnMachineFunction()
|
| H A D | HexagonBitSimplify.cpp | 936 (void)HRI; in getFinalVRegClass() 1098 const HexagonRegisterInfo &HRI; member in __anon7fc0e82b0511::RedundantInstrElimination 1291 uint16_t Width = HRI.getRegSizeInBits(*RC); in computeUsedBits() 1545 const HexagonRegisterInfo &HRI; member in __anon7fc0e82b0711::CopyGeneration 1565 const HexagonRegisterInfo &HRI; member in __anon7fc0e82b0711::CopyPropagation 1820 const HexagonRegisterInfo &HRI; member in __anon7fc0e82b0811::BitSimplification 2799 auto &HRI = *HST.getRegisterInfo(); in runOnMachineFunction() local 2828 CopyGeneration CopyG(BT, HII, HRI, MRI); in runOnMachineFunction() 2832 CopyPropagation CopyP(HRI, MRI); in runOnMachineFunction() 2936 const HexagonRegisterInfo *HRI = nullptr; member in __anon7fc0e82b0d11::HexagonLoopRescheduling [all …]
|
| H A D | HexagonISelDAGToDAG.h | 31 const HexagonRegisterInfo *HRI; variable 40 HRI(nullptr) {} in HexagonDAGToDAGISel() 46 HRI = HST->getRegisterInfo(); in runOnMachineFunction()
|
| H A D | HexagonConstExtenders.cpp | 384 const HexagonRegisterInfo *HRI = nullptr; member 446 : Rs(R), HRI(I) {} in PrintRegister() 448 const HexagonRegisterInfo &HRI; member 462 : Ex(E), HRI(I) {} in PrintExpr() 464 const HexagonRegisterInfo &HRI; member 480 : ExtI(EI), HRI(I) {} in PrintInit() 482 const HexagonRegisterInfo &HRI; member 503 OS << " = " << PrintExpr(ED.Expr, HRI); in operator <<() 551 : IMap(M), HRI(I) {} in PrintIMap() 553 const HexagonRegisterInfo &HRI; member [all …]
|
| H A D | HexagonGenInsert.cpp | 568 const HexagonRegisterInfo *HRI = nullptr; member in __anon9aeb66ce0511::HexagonGenInsert 586 dbgs() << " " << printReg(I.first, HRI) << ":\n"; in dump_map() 589 dbgs() << " " << PrintIFR(J.first, HRI) << ", " in dump_map() 590 << PrintRegSet(J.second, HRI) << '\n'; in dump_map() 787 dbgs() << __func__ << ": " << printReg(VR, HRI) in findRecordInsertForms() 788 << " AVs: " << PrintORL(AVs, HRI) << "\n"; in findRecordInsertForms() 902 dbgs() << printReg(VR, HRI) << " = insert(" << printReg(SrcR, HRI) in findRecordInsertForms() 903 << ',' << printReg(InsR, HRI) << ",#" << L << ",#" in findRecordInsertForms() 1497 HRI = ST.getRegisterInfo(); in runOnMachineFunction() 1509 const HexagonEvaluator HE(*HRI, *MRI, *HII, MF); in runOnMachineFunction() [all …]
|
| H A D | HexagonBranchRelaxation.cpp | 70 const HexagonRegisterInfo *HRI; member 97 HRI = HST.getRegisterInfo(); in runOnMachineFunction()
|
| H A D | HexagonFrameLowering.h | 123 const HexagonRegisterInfo &HRI, bool &PrologueStubs) const; 125 const HexagonRegisterInfo &HRI) const;
|
| H A D | HexagonOptAddrMode.cpp | 84 const HexagonRegisterInfo *HRI = nullptr; member in __anon4da125120111::HexagonOptAddrMode 343 return HII->isValidOffset(MI->getOpcode(), Offset, HRI, false); in isValidOffset() 372 return HII->isValidOffset(MI->getOpcode(), Offset, HRI, false); in isValidOffset() 863 HRI = HST.getRegisterInfo(); in runOnMachineFunction() 867 DataFlowGraph G(MF, *HII, *HRI, *MDT, MDF); in runOnMachineFunction()
|
| H A D | HexagonRDFOpt.cpp | 297 const auto &HRI = *MF.getSubtarget<HexagonSubtarget>().getRegisterInfo(); in runOnMachineFunction() local 304 DataFlowGraph G(MF, HII, HRI, *MDT, MDF); in runOnMachineFunction()
|
| H A D | HexagonVLIWPacketizer.h | 77 const HexagonRegisterInfo *HRI; variable
|
| H A D | HexagonBitTracker.cpp | 95 const auto &HRI = static_cast<const HexagonRegisterInfo&>(TRI); in mask() local 96 bool IsSubLo = (Sub == HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_lo)); in mask() 136 const auto &HRI = static_cast<const HexagonRegisterInfo&>(TRI); in composeWithSubRegIndex() local 137 bool IsSubLo = (Idx == HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_lo)); in composeWithSubRegIndex() 138 bool IsSubHi = (Idx == HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_hi)); in composeWithSubRegIndex()
|
| H A D | HexagonISelLowering.cpp | 460 const HexagonRegisterInfo &HRI = *Subtarget.getRegisterInfo(); in LowerCall() local 526 Align VecAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in LowerCall() 593 const uint32_t *Mask = HRI.getCallPreservedMask(MF, CallConv); in LowerCall() 660 const HexagonRegisterInfo &HRI = *Subtarget.getRegisterInfo(); in LowerINLINEASM() local 661 unsigned LR = HRI.getRARegister(); in LowerINLINEASM() 1168 const HexagonRegisterInfo &HRI = *Subtarget.getRegisterInfo(); in LowerRETURNADDR() local 1194 const HexagonRegisterInfo &HRI = *Subtarget.getRegisterInfo(); in LowerFRAMEADDR() local 1294 const auto &HRI = *Subtarget.getRegisterInfo(); in GetDynamicTLSAddr() local 1436 auto &HRI = *Subtarget.getRegisterInfo(); in HexagonTargetLowering() local 1441 setStackPointerRegisterToSaveRestore(HRI.getStackRegister()); in HexagonTargetLowering() [all …]
|
| H A D | HexagonAsmPrinter.cpp | 269 auto &HRI = *MF.getSubtarget<HexagonSubtarget>().getRegisterInfo(); in HexagonProcessInstruction() local 270 unsigned VectorSize = HRI.getRegSizeInBits(Hexagon::HvxVRRegClass) / 8; in HexagonProcessInstruction()
|
| H A D | HexagonConstPropagation.cpp | 1887 const HexagonRegisterInfo &HRI; member in __anon4fa39c0a0611::HexagonConstEvaluator 1920 HRI(*Fn.getSubtarget<HexagonSubtarget>().getRegisterInfo()) { in HexagonConstEvaluator() 1953 unsigned SubLo = HRI.getHexagonSubRegIndex(DefRC, Hexagon::ps_sub_lo); in evaluate() 1954 unsigned SubHi = HRI.getHexagonSubRegIndex(DefRC, Hexagon::ps_sub_hi); in evaluate() 2809 dbgs() << "Top " << printReg(R.Reg, &HRI, R.SubReg) in rewriteHexConstDefs()
|
| H A D | HexagonISelDAGToDAG.cpp | 1329 auto &HRI = *HST.getRegisterInfo(); in emitFunctionEntryCode() local 1330 BitVector Reserved = HRI.getReservedRegs(*MF); in emitFunctionEntryCode() 1331 for (const MCPhysReg *R = HRI.getCalleeSavedRegs(MF); *R; ++R) { in emitFunctionEntryCode()
|
| H A D | HexagonPatternsHVX.td | 96 int32_t VecSize = HRI->getSpillSize(Hexagon::HvxVRRegClass);
|