| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 49 MVT GRLenVT = Subtarget.getGRLenVT(); in LoongArchTargetLowering() local
86 GRLenVT, Custom); in LoongArchTargetLowering()
625 MVT GRLenVT = Subtarget.getGRLenVT(); in lowerRETURNADDR() local
856 MVT GRLenVT = Subtarget.getGRLenVT(); in getStaticTLSAddr() local
1264 MVT GRLenVT = Subtarget.getGRLenVT(); in lowerINTRINSIC_W_CHAIN() local
1385 MVT GRLenVT = Subtarget.getGRLenVT(); in lowerINTRINSIC_VOID() local
2113 MVT GRLenVT = Subtarget.getGRLenVT(); in performANDCombine() local
2200 MVT GRLenVT = Subtarget.getGRLenVT(); in performSRLCombine() local
2348 DL, GRLenVT), in performORCombine()
3573 LocVT = GRLenVT; in CC_LoongArch()
[all …]
|
| H A D | LoongArchISelDAGToDAG.cpp | 40 MVT GRLenVT = Subtarget->getGRLenVT(); in INITIALIZE_PASS() local
49 if (Imm == 0 && VT == GRLenVT) { in INITIALIZE_PASS()
51 LoongArch::R0, GRLenVT); in INITIALIZE_PASS()
56 SDValue SrcReg = CurDAG->getRegister(LoongArch::R0, GRLenVT); in INITIALIZE_PASS()
59 SDValue SDImm = CurDAG->getTargetConstant(Inst.Imm, DL, GRLenVT); in INITIALIZE_PASS()
61 Result = CurDAG->getMachineNode(LoongArch::LU12I_W, DL, GRLenVT, SDImm); in INITIALIZE_PASS()
63 Result = CurDAG->getMachineNode(Inst.Opc, DL, GRLenVT, SrcReg, SDImm); in INITIALIZE_PASS()
71 SDValue Imm = CurDAG->getTargetConstant(0, DL, GRLenVT); in INITIALIZE_PASS()
|
| H A D | LoongArchInstrInfo.td | 219 def imm32 : Operand<GRLenVT> {
223 def uimm1 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<1>(Imm);}]>{
227 def uimm2 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<2>(Imm);}]> {
238 def uimm3 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<3>(Imm);}]> {
242 def uimm4 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<4>(Imm);}]> {
246 def uimm5 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<5>(Imm);}]> {
250 def uimm6 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<6>(Imm);}]> {
254 def uimm7 : Operand<GRLenVT> {
258 def uimm8 : Operand<GRLenVT>, ImmLeaf<GRLenVT, [{return isUInt<8>(Imm);}]> {
275 def uimm14 : Operand<GRLenVT>,
[all …]
|
| H A D | LoongArchSubtarget.h | 50 MVT GRLenVT = MVT::i32; variable
109 MVT getGRLenVT() const { return GRLenVT; } in getGRLenVT()
|
| H A D | LoongArchRegisterInfo.td | 94 def GRLenVT : ValueTypeByHwMode<[LA32, LA64],
102 def GPR : RegisterClass<"LoongArch", [GRLenVT], 32, (add
120 def GPRT : RegisterClass<"LoongArch", [GRLenVT], 32, (add
178 def CFR : RegisterClass<"LoongArch", [GRLenVT], 32, (sequence "FCC%u", 0, 7)> {
216 def SCR : RegisterClass<"LoongArch", [GRLenVT], 32, (sequence "SCR%u", 0, 3)>;
|
| H A D | LoongArchSubtarget.cpp | 40 GRLenVT = MVT::i64; in initializeSubtargetDependencies()
|
| H A D | LoongArchFloat32InstrInfo.td | 205 def : Pat<(brcond (xor (GRLenVT (setcc RegTy:$fj, RegTy:$fk, cc)), -1),
208 def : Pat<(brcond (GRLenVT (setcc RegTy:$fj, RegTy:$fk, cc)), bb:$imm21),
250 : Pat<(select (GRLenVT (setcc RegTy:$a, RegTy:$b, cc)), RegTy:$t, RegTy:$f),
|
| H A D | LoongArchLASXInstrInfo.td | 1540 def : Pat<(vector_insert v32i8:$xd, GRLenVT:$rj, uimm5:$imm),
1546 def : Pat<(vector_insert v8i32:$xd, GRLenVT:$rj, uimm3:$imm),
1547 (XVINSGR2VR_W v8i32:$xd, GRLenVT:$rj, uimm3:$imm)>;
1569 def : Pat<(loongarch_vreplve v32i8:$xj, GRLenVT:$rk),
1570 (XVREPLVE_B v32i8:$xj, GRLenVT:$rk)>;
1571 def : Pat<(loongarch_vreplve v16i16:$xj, GRLenVT:$rk),
1572 (XVREPLVE_H v16i16:$xj, GRLenVT:$rk)>;
1573 def : Pat<(loongarch_vreplve v8i32:$xj, GRLenVT:$rk),
1574 (XVREPLVE_W v8i32:$xj, GRLenVT:$rk)>;
1575 def : Pat<(loongarch_vreplve v4i64:$xj, GRLenVT:$rk),
[all …]
|
| H A D | LoongArchLSXInstrInfo.td | 1641 (VINSGR2VR_B v16i8:$vd, GRLenVT:$rj, uimm4:$imm)>;
1643 (VINSGR2VR_H v8i16:$vd, GRLenVT:$rj, uimm3:$imm)>;
1645 (VINSGR2VR_W v4i32:$vd, GRLenVT:$rj, uimm2:$imm)>;
1676 def : Pat<(loongarch_vreplve v16i8:$vj, GRLenVT:$rk),
1677 (VREPLVE_B v16i8:$vj, GRLenVT:$rk)>;
1678 def : Pat<(loongarch_vreplve v8i16:$vj, GRLenVT:$rk),
1679 (VREPLVE_H v8i16:$vj, GRLenVT:$rk)>;
1680 def : Pat<(loongarch_vreplve v4i32:$vj, GRLenVT:$rk),
1681 (VREPLVE_W v4i32:$vj, GRLenVT:$rk)>;
1682 def : Pat<(loongarch_vreplve v2i64:$vj, GRLenVT:$rk),
[all …]
|