Home
last modified time | relevance | path

Searched refs:GLC (Results 1 – 13 of 13) sorted by relevance

/freebsd-14.2/sys/contrib/ck/include/
H A Dck_cohort.h53 #define CK_COHORT_TRYLOCK(N, C, GLC, LLC, LUC) ck_cohort_##N##_trylock(C, GLC, LLC, LUC) argument
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIDefines.h358 GLC = 1, enumerator
362 SC0 = GLC,
365 ALL_pregfx12 = GLC | SLC | DLC | SCC,
386 TH_ATOMIC_RETURN = GLC, // Returning vs non-returning
H A DSIInstrFormats.td308 int GLC = 0;
354 let Inst{13} = cpol{CPolBit.GLC};
427 let Inst{14} = cpol{CPolBit.GLC};
H A DSMInstructions.td532 let Inst{16} = !if(ps.has_glc, cpol{CPolBit.GLC}, ?);
664 let cpol{CPolBit.GLC} = ps.glc;
1118 let Inst{16} = !if(ps.has_glc, cpol{CPolBit.GLC}, ?);
1212 let cpol{CPolBit.GLC} = ps.glc;
1317 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, 0);
H A DBUFInstructions.td2304 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
2322 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
2927 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
3100 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
3209 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
3364 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
3417 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glc_value);
H A DSIInstrInfo.td871 return CurDAG->getTargetConstant(cpol | AMDGPU::CPol::GLC, SDLoc(N), MVT::i8);
1061 def CPol_GLC : ValuePredicatedOperand<CPol, "Op.getImm() & CPol::GLC">;
1062 def CPol_NonGLC : ValuePredicatedOperand<CPol, "!(Op.getImm() & CPol::GLC)", 1>;
1063 def CPol_GLC_WithDefault : DefaultOperand<CPol_GLC, !shl(1, CPolBit.GLC)>;
H A DSIMemoryLegalizer.cpp366 return enableNamedBit(MI, AMDGPU::CPol::GLC); in enableGLCBit()
H A DFLATInstructions.td135 let Inst{16} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glcValue);
2355 let Inst{14} = !if(ps.has_glc, cpol{CPolBit.GLC}, ps.glcValue);
H A DAMDGPUInstructionSelector.cpp1919 CPol |= AMDGPU::CPol::GLC; // TODO no-return optimization in selectImageIntrinsic()
5730 MIB.addImm(Cpol | AMDGPU::CPol::GLC); in renderExtractCpolSetGLC()
H A DSIISelLowering.cpp7731 CPol |= AMDGPU::CPol::GLC; // TODO no-return optimization in lowerImage()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp4748 if (CPol & ~(AMDGPU::CPol::GLC | AMDGPU::CPol::DLC)) { in validateCoherencyBits()
4772 if (!(TSFlags & SIInstrFlags::MIMG) && !(CPol & CPol::GLC)) { in validateCoherencyBits()
4778 if (CPol & CPol::GLC) { in validateCoherencyBits()
6282 .Case("glc", AMDGPU::CPol::GLC) in getCPolKind()
8028 IsAtomicReturn = Op.getImm() & AMDGPU::CPol::GLC; in cvtMubufImpl()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUInstPrinter.cpp190 if (Imm & CPol::GLC) in printCPol()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/
H A DAMDGPUDisassembler.cpp742 AMDGPU::CPol::GLC : 0; in getInstruction()