Home
last modified time | relevance | path

Searched refs:GENMASK_ULL (Results 1 – 19 of 19) sorted by relevance

/freebsd-14.2/sys/dev/irdma/
H A Dirdma_defs.h332 #ifndef GENMASK_ULL
529 #define IRDMA_CQ_MINERR GENMASK_ULL(15, 0)
569 #define IRDMACQ_QPID GENMASK_ULL(55, 32)
582 #define IRDMACQ_OP GENMASK_ULL(61, 56)
1010 #define IRDMAQPC_TTL GENMASK_ULL(7, 0)
1020 #define IRDMAQPC_TOS GENMASK_ULL(31, 24)
1080 #define IRDMAQPC_ISN GENMASK_ULL(55, 32)
1084 #define IRDMAQPC_LSN GENMASK_ULL(55, 32)
1090 #define IRDMAQPC_EPSN GENMASK_ULL(23, 0)
1102 #define IRDMAQPC_SRTT GENMASK_ULL(31, 0)
[all …]
H A Dirdma_uda_d.h64 #define IRDMA_UDA_QPSQ_AHIDX GENMASK_ULL(16, 0)
72 #define IRDMA_UDA_QPSQ_MACLEN GENMASK_ULL(62, 56)
75 #define IRDMA_UDA_QPSQ_IPLEN GENMASK_ULL(54, 48)
78 #define IRDMA_UDA_QPSQ_L4T GENMASK_ULL(31, 30)
81 #define IRDMA_UDA_QPSQ_IIPT GENMASK_ULL(29, 28)
88 #define IRDMA_UDA_QPSQ_IMMDATA GENMASK_ULL(63, 0)
155 #define IRDMA_UDAQPC_IPID GENMASK_ULL(47, 32)
157 #define IRDMA_UDAQPC_SNDMSS GENMASK_ULL(29, 16)
159 #define IRDMA_UDAQPC_VLANTAG GENMASK_ULL(15, 0)
200 #define IRDMA_UDA_MGCTX_VFID GENMASK_ULL(28, 22)
[all …]
H A Dicrdma_hw.h108 #define ICRDMA_CQPSQ_STAG_PDID GENMASK_ULL(63, 46)
110 #define ICRDMA_CQPSQ_CQ_CEQID GENMASK_ULL(31, 22)
112 #define ICRDMA_CQPSQ_CQ_CQID GENMASK_ULL(18, 0)
114 #define ICRDMA_COMMIT_FPM_CQCNT GENMASK_ULL(19, 0)
116 #define ICRDMA_CQPSQ_UPESD_HMCFNID GENMASK_ULL(5, 0)
H A Dirdma_utils.c2226 tmp &= GENMASK_ULL(63, 58); in clear_qp_ctx_addr()
2230 tmp &= GENMASK_ULL(7, 0); in clear_qp_ctx_addr()
2234 tmp &= GENMASK_ULL(7, 0); in clear_qp_ctx_addr()
/freebsd-14.2/contrib/ofed/libirdma/
H A Dirdma_defs.h110 #ifndef GENMASK_ULL
141 #define IRDMA_CQ_MINERR GENMASK_ULL(15, 0)
143 #define IRDMA_CQ_MAJERR GENMASK_ULL(31, 16)
145 #define IRDMA_CQ_WQEIDX GENMASK_ULL(46, 32)
163 #define IRDMA_CQ_UDSMAC GENMASK_ULL(47, 0)
165 #define IRDMA_CQ_UDVLAN GENMASK_ULL(63, 48)
175 #define IRDMACQ_PAYLDLEN GENMASK_ULL(31, 0)
179 #define IRDMACQ_INVSTAG GENMASK_ULL(31, 0)
181 #define IRDMACQ_QPID GENMASK_ULL(55, 32)
194 #define IRDMACQ_OP GENMASK_ULL(61, 56)
[all …]
/freebsd-14.2/sys/contrib/dev/rtw89/
H A Dphy.h31 #define RA_MASK_CCK_RATES GENMASK_ULL(3, 0)
32 #define RA_MASK_OFDM_RATES GENMASK_ULL(11, 4)
35 #define RA_MASK_HT_1SS_RATES GENMASK_ULL(19, 12)
36 #define RA_MASK_HT_2SS_RATES GENMASK_ULL(31, 24)
37 #define RA_MASK_HT_3SS_RATES GENMASK_ULL(43, 36)
38 #define RA_MASK_HT_4SS_RATES GENMASK_ULL(55, 48)
39 #define RA_MASK_HT_RATES GENMASK_ULL(55, 12)
44 #define RA_MASK_VHT_RATES GENMASK_ULL(57, 12)
45 #define RA_MASK_HE_1SS_RATES GENMASK_ULL(23, 12)
46 #define RA_MASK_HE_2SS_RATES GENMASK_ULL(35, 24)
[all …]
H A Dphy.c54 ra_mask |= GENMASK_ULL(highest_mcs, 0) << nss; in get_mcs_ra_mask()
57 ra_mask |= GENMASK_ULL(highest_mcs - gap, 0) << nss; in get_mcs_ra_mask()
60 ra_mask |= GENMASK_ULL(highest_mcs - gap * 2, 0) << nss; in get_mcs_ra_mask()
/freebsd-14.2/sys/dev/hyperv/vmbus/
H A Dvmbus_var.h163 #define GENMASK_ULL(h, l) (((~0ULL) >> (64 - (h) - 1)) & ((~0ULL) << (l))) macro
168 #define HV_HYPERCALL_RESULT_MASK GENMASK_ULL(15, 0)
170 #define HV_HYPERCALL_REP_COMP_MASK GENMASK_ULL(43, 32)
175 #define HV_HYPERCALL_REP_START_MASK GENMASK_ULL(59, 48)
H A Dhyperv_mmu.c122 vpset->valid_bank_mask = GENMASK_ULL(nr_bank - 1, 0); in hv_cpumask_to_vpset()
/freebsd-14.2/sys/contrib/dev/rtw88/
H A Dcoex.h55 le64_get_bits(*((__le64 *)(payload)), GENMASK_ULL(39, 32))
57 le64_get_bits(*((__le64 *)(payload)), GENMASK_ULL(39, 24))
59 le64_get_bits(*((__le64 *)(payload)), GENMASK_ULL(55, 24))
61 le64_get_bits(*((__le64 *)(payload)), GENMASK_ULL(39, 24))
H A Dmain.c1169 u64 cfg_mask = GENMASK_ULL(63, 0); in rtw_rate_mask_cfg()
/freebsd-14.2/sys/dev/qat/include/common/
H A Dadf_gen4_hw_data.h42 ((((addr) >> 6) & (GENMASK_ULL(63, 0) << (size))) << 6)
H A Dadf_gen2_hw_data.h31 (((addr) >> 6) & (GENMASK_ULL(63, 0) << (size)))
/freebsd-14.2/sys/contrib/ena-com/
H A Dena_eth_com.c574 GENMASK_ULL(io_sq->dma_addr_bits - 1, 32)) >> 32); in ena_com_prepare_tx()
696 ((ena_buf->paddr & GENMASK_ULL(io_sq->dma_addr_bits - 1, 32)) >> 32); in ena_com_add_single_rx_desc()
H A Dena_plat.h188 #define GENMASK_ULL(h, l) (((~0ULL) << (l)) & (~0ULL >> (64 - 1 - (h)))) macro
H A Dena_com.c118 if (unlikely((addr & GENMASK_ULL(ena_dev->dma_addr_bits - 1, 0)) != addr)) { in ena_com_mem_addr_set()
/freebsd-14.2/sys/contrib/dev/athk/ath10k/
H A Dce.h31 #define CE_DESC_ADDR_MASK GENMASK_ULL(34, 0)
/freebsd-14.2/sys/compat/linuxkpi/common/include/linux/
H A Dbitops.h54 #define GENMASK_ULL(h, l) (((~0ULL) >> (BITS_PER_LONG_LONG - (h) - 1)) & ((~0ULL) << (l))) macro
/freebsd-14.2/sys/contrib/dev/athk/ath11k/
H A Ddebugfs_htt_stats.h10 #define HTT_STATS_COOKIE_LSB GENMASK_ULL(31, 0)
11 #define HTT_STATS_COOKIE_MSB GENMASK_ULL(63, 32)